

CSD95377Q4M 同步降压 NexFET™ 功率级

1 特性

- 电流为 15A 时的效率约为 94%
- 最大额定持续电流 35A
- 高频运行 (高达 2MHz)
- 高密度 3.5mm × 4.5mm SON 封装
- 超低电感封装
- 系统优化的 PCB 封装
- 兼容 3.3V 和 5V PWM 信号
- 支持强制连续传导模式 (FCCM) 的二极管仿真模式
- 输入电压最高可达 16V
- 三态 PWM 输入
- 集成型自举二极管
- 击穿保护
- 符合 RoHS 环保标准-无铅引脚镀层
- 无卤素

2 应用

- 服务器、网络互联和电信系统中的负载点同步降压
- 多相 Vcore、双倍数据速率 (DDR) 和图形解决方案

3 说明


CSD95377Q4M NexFET™ 功率级的设计针对高功率、高密度同步降压转换器应用进行了高度优化。此产品集成了驱动器 IC 和功率 MOSFET，从而可以实现功率级开关功能。此驱动器 IC 具有内置可选二极管仿真功能，该功能支持非连续导通模式 (DCM) 运行，从而提高轻负载效率。该组合在小型 3.5mm x 4.5mm 外形尺寸封装中提供高电流、高效率 and 高速开关功能。此外，PCB 封装已经过优化，可帮助减少设计时间并简化总体系统设计。

器件信息(1)

器件	包装介质	数量	封装	发货
CSD95377Q4M	13 英寸卷带	2500	3.5mm × 4.5mm SON 塑料封装	卷带 封装
CSD95377Q4MT	7 英寸卷带	250		


(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

应用图表



Copyright © 2016, Texas Instruments Incorporated

典型功率级效率与功率损耗



D000



目录


1	特性	1	8.1	Application Information.....	9
2	应用	1	8.2	Typical Application	9
3	说明	1	8.3	System Example	12
4	修订历史记录	2	9	Layout	14
5	Pin Configuration and Functions	3	9.1	Layout Guidelines	14
6	Specifications	4	9.2	Layout Example	14
6.1	Absolute Maximum Ratings	4	9.3	Thermal Considerations	14
6.2	ESD Ratings.....	4	10	器件和文档支持	15
6.3	Recommended Operating Conditions.....	4	10.1	接收文档更新通知	15
6.4	Thermal Information	4	10.2	社区资源	15
6.5	Electrical Characteristics.....	5	10.3	商标	15
7	Detailed Description	6	10.4	静电放电警告	15
7.1	Overview	6	10.5	Glossary	15
7.2	Functional Block Diagram	6	11	机械、封装和可订购信息	16
7.3	Feature Description.....	6	11.1	机械制图	16
7.4	Device Functional Modes.....	8	11.2	建议印刷电路板 (PCB) 焊盘图案	17
8	Application and Implementation	9	11.3	建议模版开口	17

4 修订历史记录

Changes from Revision A (January 2017) to Revision B		Page
•	将特性从“最大额定持续电流 30A”改为“最大额定持续电流 35A”	1
•	更新了典型功率级效率和功率损耗图以反映 35A 最大电流。	1
•	Changed the I _{OUT} Continuous output current MAX value From: 30 A To: 35 A in the <i>Recommended Operating Conditions</i> table.	4
•	Updated Figure 4 , Figure 5 , Figure 6 , Figure 7 , Figure 8 , Figure 9 , Figure 10 , Figure 11 , and Figure 15 to reflect 35 A maximum current.	10
•	Changed the calculating values in the <i>Design Example</i> to reflect 35 A maximum current.	13

Changes from Original (December 2015) to Revision A		Page
•	Changed unit for Hysteresis parameter from mV : to V in the <i>Electrical Characteristics</i> table	5
•	已添加 接收文档更新通知部分至器件和文档支持部分	15

5 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION
NO.	NAME	
1	SKIP#	This pin enables the diode emulation function. When this pin is held low, Diode Emulation Mode is enabled for the sync FET. When SKIP# is high, the CSD95377Q4M operates in Forced Continuous Conduction Mode. A tri-state voltage on SKIP# puts the driver into a very-low power state.
2	V _{DD}	Supply voltage to gate drivers and internal circuitry.
3	P _{GND}	Power ground, needs to be connected to pin 9 and PCB.
4	V _{SW}	Voltage switching node – pin connection to the output inductor.
5	V _{IN}	Input voltage pin. Connect input capacitors close to this pin.
6	BOOT_R	Bootstrap capacitor connection. Connect a minimum 0.1- μ F, 16-V, X5R ceramic capacitor from BOOT to BOOT_R pins. The bootstrap capacitor provides the charge to turn on the control FET. The bootstrap diode is integrated. Boot_R is internally connected to V _{SW} .
7	BOOT	
8	PWM	Pulse width modulated tri-state input from external controller. Logic low sets control FET gate low and sync FET gate high. Logic high sets control FET gate high and sync FET gate low. Open or Hi-Z sets both MOSFET gates low if greater than the tri-state shutdown hold-off time (t_{3HT}).
9	P _{GND}	Power ground.

6 Specifications

6.1 Absolute Maximum Ratings

 $T_A = 25^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{IN} to P_{GND}		-0.3	20	V
V_{SW} to P_{GND} , V_{IN} to V_{SW}		-0.3	20	V
V_{SW} to P_{GND} , V_{IN} to V_{SW} (<10 ns)		-7	23	V
V_{DD} to P_{GND}		-0.3	6	V
PWM, SKIP# to P_{GND}		-0.3	6	V
BOOT to P_{GND}		-0.3	25	V
BOOT to P_{GND} (<10 ns)		-2	28	V
BOOT to BOOT_R		-0.3	6	V
BOOT to BOOT_R (duty cycle < 0.2%)			8	V
P_D	Power dissipation		8	W
T_J	Operating temperature	-40	150	$^\circ\text{C}$
T_{stg}	Storage temperature	-55	150	$^\circ\text{C}$

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM) ⁽¹⁾	± 1000	V
		Charged-device model (CDM) ⁽²⁾	± 500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

 $T_A = 25^\circ\text{C}$ (unless otherwise noted)

			MIN	MAX	UNIT
V_{DD}	Gate drive voltage		4.5	5.5	V
V_{IN}	Input supply voltage ⁽¹⁾			16	V
I_{OUT}	Continuous output current	$V_{IN} = 12\text{ V}$, $V_{DD} = 5\text{ V}$, $V_{OUT} = 1.8\text{ V}$, $f_{SW} = 500\text{ kHz}$, $L_{OUT} = 0.29\text{ }\mu\text{H}$ ⁽²⁾		35	A
I_{OUT-PK}	Peak output current ⁽²⁾⁽³⁾			70	A
f_{SW}	Switching frequency	$C_{BST} = 0.1\text{ }\mu\text{F}$ (min)		2000	kHz
	On-time duty cycle			85%	
	Minimum PWM On-time		40		ns
	Operating temperature		-40	125	$^\circ\text{C}$

(1) Operating at high V_{IN} can create excessive AC voltage overshoots on the switch node (V_{SW}) during MOSFET switching transients. For reliable operation, the switch node (V_{SW}) to ground voltage must remain at or below the *Absolute Maximum Ratings*.

(2) Peak output current is applied for $t_p = 10\text{ ms}$, duty cycle $\leq 1\%$.

(3) Measurement made with six 10- μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins.

6.4 Thermal Information

 $T_A = 25^\circ\text{C}$ (unless otherwise noted)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JC(top)}$	Thermal resistance junction-to-case (top of package) ⁽¹⁾			22.8	$^\circ\text{C/W}$
$R_{\theta JB}$	Junction-to-board thermal resistance ⁽²⁾			2.5	$^\circ\text{C/W}$

(1) $R_{\theta JC}$ is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in x 1.5-in, 0.06-in (1.52-mm) thick FR4 board.

(2) $R_{\theta JB}$ value based on hottest board temperature within 1 mm of the package.

6.5 Electrical Characteristics

 $T_A = 25^\circ\text{C}$, $V_{DD} = \text{POR to } 5.5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_{Loss}						
	Power loss ⁽¹⁾	$V_{IN} = 12\text{ V}$, $V_{DD} = 5\text{ V}$, $V_{OUT} = 1.8\text{ V}$, $I_{OUT} = 15\text{ A}$, $f_{SW} = 500\text{ kHz}$, $L_{OUT} = 0.29\text{ }\mu\text{H}$, $T_J = 25^\circ\text{C}$		1.6		W
	Power loss ⁽¹⁾	$V_{IN} = 12\text{ V}$, $V_{DD} = 5\text{ V}$, $V_{OUT} = 1.8\text{ V}$, $I_{OUT} = 15\text{ A}$, $f_{SW} = 500\text{ kHz}$, $L_{OUT} = 0.29\text{ }\mu\text{H}$, $T_J = 125^\circ\text{C}$		1.8		W
V_{IN}						
I_Q	V_{IN} quiescent current	PWM = float			1	μA
V_{DD}						
I_{DD}	Standby supply current	PWM = float, $V_{SKIP\#} = V_{DD}$ or 0 V		130		μA
		$V_{SKIP\#} = \text{float}$		8		
I_{DD}	Operating supply current	PWM = 50% duty cycle, $f_{SW} = 500\text{ kHz}$		8.6		mA
POWER-ON RESET AND UNDERVOLTAGE LOCKOUT						
V_{DD} rising	Power-on reset				4.15	V
V_{DD} falling	UVLO		3.7			V
	Hysteresis			0.2		V
PWM AND SKIP# I/O SPECIFICATIONS						
R_I	Input impedance	Pullup to V_{DD}		1700		$\text{k}\Omega$
		Pulldown (to GND)		800		$\text{k}\Omega$
V_{IH}	Logic level high		2.65			V
V_{IL}	Logic level low			0.6		V
V_{IHH}	Hysteresis			0.2		V
V_{TS}	Tri-state voltage		1.3		2	V
$t_{THOLD(off1)}$	Tri-state activation time (falling) PWM			60		ns
$t_{THOLD(off2)}$	Tri-state activation time (rising) PWM			60		ns
t_{TSKF}	Tri-state activation time (falling) SKIP#			1		ns
t_{TSKR}	Tri-state activation time (rising) SKIP#			1		μs
$t_{3RD(PWM)}$	Tri-state exit time PWM ⁽²⁾				100	ns
$t_{3RD(SKIP\#)}$	Tri-state exit time SKIP# ⁽²⁾				50	μs
BOOTSTRAP SWITCH						
V_{FBST}	Forward voltage	$I_F = 10\text{ mA}$		120	240	mV
I_{RLEAK}	Reverse leakage ⁽²⁾	$V_{BOOT} - V_{DD} = 25\text{ V}$			2	μA

(1) Measurement made with six 10- μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins.


(2) Specified by design.

7 Detailed Description

7.1 Overview

The CSD95377Q4M™ power stage is a highly-optimized design for use in a high-power, high-density synchronous buck converter.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Powering CSD95377Q4M and Gate Drivers

An external V_{DD} voltage is required to supply the integrated gate driver IC and provide the necessary gate drive power for the MOSFETs. TI recommends a 1- μ F, 10-V, X5R or higher ceramic capacitor to bypass V_{DD} pin to P_{GND} . A bootstrap circuit to provide gate drive power for the control FET is also included. The bootstrap supply to drive the control FET is generated by connecting a 100-nF, 16-V, X5R ceramic capacitor between BOOT and BOOT_R pins. An optional R_{BOOT} resistor can be used to slow down the turnon speed of the control FET and reduce voltage spikes on the V_{SW} node. A typical 1- Ω to 4.7- Ω value is a compromise between switching loss and V_{SW} spike amplitude.

7.3.2 Undervoltage Lockout (UVLO) Protection

The UVLO comparator evaluates the V_{DD} voltage level. As V_{DD} rises, both the control FET and sync FET gates hold actively low at all times until V_{DD} reaches the higher UVLO threshold ($V_{UVLO,H}$). Then the driver becomes operational and responds to PWM and SKIP# commands. If V_{DD} falls below the lower UVLO threshold ($V_{UVLO,L} = V_{UVLO,H} - \text{hysteresis}$), the device disables the driver and drives the outputs of the control FET and Sync FET gates actively low. Figure 1 shows this function.

CAUTION

Do not start the driver in the very-low power mode (SKIP# = Tri-state).

Feature Description (continued)




Figure 1. UVLO Operation

7.3.3 PWM Pin

The PWM pin incorporates an input tri-state function. The device forces the gate driver outputs to low when PWM is driven into the tri-state window and the driver enters a low-power state with zero exit latency. The pin incorporates a weak pullup to maintain the voltage within the tri-state window during low-power modes. Operation into and out of tri-state mode follows the timing diagram outlined in Figure 2.

When VDD reaches the UVLO_H level, a tri-state voltage range (window) is set for the PWM input voltage. The window is defined as the PWM voltage range between PWM logic high (V_{IH}) and logic low (V_{IL}) thresholds. The device sets high-level input voltage and low-level input voltage threshold levels to accommodate both 3.3-V (typical) and 5-V (typical) PWM drive signals.

When the PWM exits tri-state, the driver enters CCM for a period of 4 μ s, regardless of the state of the SKIP# pin. Normal operation requires this time period for the auto-zero comparator to resume.




Figure 2. PWM Tri-State Timing Diagram

7.3.4 SKIP# Pin

The SKIP# pin incorporates the input tri-state buffer as PWM. The function is somewhat different. When SKIP# is low, the zero crossing (ZX) detection comparator is enabled, and DCM operation occurs if the load current is less than the critical current. When SKIP# is high, the ZX comparator disables, and the converter enters FCCM mode. When both SKIP# and PWM are tri-stated, normal operation forces the gate driver outputs low and the driver enters a low-power state. In the low-power state, the UVLO comparator remains off to reduce quiescent current. When SKIP# is pulled low, the driver wakes up and is able to accept PWM pulses in less than 50 μ s.

Feature Description (continued)

Table 1 shows the logic functions of UVLO, PWM, SKIP#, the control FET gate, and the sync FET gate.

Table 1. Logic Functions of the Driver IC

UVLO	PWM	SKIP#	SYNC FET GATE	CONTROL FET GATE	MODE
Active	—	—	Low	Low	Disabled
Inactive	Low	Low	High ⁽¹⁾	Low	DCM ⁽¹⁾
Inactive	Low	High	High	Low	FCCM
Inactive	High	H or L	Low	High	
Inactive	Tri-state	H or L	Low	Low	LQ ⁽²⁾
Inactive	—	Tri-state	Low	Low	ULQ ⁽³⁾

(1) Until zero crossing protection occurs.

(2) Low-quiescent current (LQ).

(3) Ultra-low quiescent current (ULQ).

7.3.4.1 Zero Crossing (ZX) Operation

The zero crossing comparator is adaptive for improved accuracy. As the output current decreases from a heavy load condition, the inductor current also reduces and eventually arrives at a *valley*, where it touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The SW pin detects the zero-current condition. When this zero inductor current condition occurs, the ZX comparator turns off the rectifying MOSFET.

7.3.5 Integrated Boost-Switch

To maintain a BST-SW voltage close to VDD (to get lower conduction losses on the high-side FET), the conventional diode between the VDD pin and the BST pin is replaced by a FET which is gated by the DRV1 signal.

7.4 Device Functional Modes

Table 1 shows the different functional modes of CSD95377. The diode emulation mode is enabled with SKIP# pulled low, which improves light load efficiency. With PWM in tri-state, the power stage enters LQ mode and the quiescent current is reduced to 130 μ A. When SKIP# is held in tri-state, ULQ mode is enabled and the current is decreased to 8 μ A.

8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The power stage CSD95377Q4M is a highly-optimized design for synchronous buck applications using NexFET devices with a 5-V gate drive. The control FET and sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a rating method is used that is tailored toward a more systems-centric environment. The high-performance gate driver IC integrated in the package helps minimize the parasitics and results in extremely fast switching of the power MOSFETs. System-level performance curves such as power loss, SOA, and normalized graphs allow engineers to predict the product performance in the actual application.

8.2 Typical Application







Copyright © 2016, Texas Instruments Incorporated

Figure 3. Application Schematic

Typical Application (continued)

8.2.1 Application Curves

$T_J = 125^\circ\text{C}$, unless stated otherwise.



1. The typical CSD95377Q4M system characteristic curves are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (T) and 6 copper layers of 1-oz copper thickness. See [System Example](#) for detailed explanation.

Typical Application (continued)

T_J = 125°C, unless stated otherwise.




Figure 8. Normalized Power Loss vs Frequency




Figure 9. Normalized Power Loss vs Input Voltage




Figure 10. Normalized Power Loss vs Output Voltage




Figure 11. Normalized Power Loss vs Output Inductance




Figure 12. Driver Current vs Frequency




Figure 13. Driver Current vs Temperature

8.3 System Example

8.3.1 Power Loss Curves

MOSFET-centric parameters such as $R_{DS(ON)}$ and Q_{gd} are primarily needed by engineers to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. Figure 4 plots the power loss of the CSD95377Q4M as a function of load current. This curve is measured by configuring and running the CSD95377Q4M as it would be in the final application (see Figure 14). The measured power loss is the CSD95377Q4M device power loss which consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

$$\text{Power loss} = (V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW_AVG} \times I_{OUT}) \tag{1}$$


The power loss curve in Figure 4 is measured at the maximum recommended junction temperature of $T_J = 125^\circ\text{C}$ under isothermal test conditions.

8.3.2 Safe Operating Area (SOA) Curves

The SOA curves in the CSD95377Q4M data sheet give engineers guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 6 and Figure 7 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4 in (W) x 3.5 in (L) x 0.062 in (T) and 6 copper layers of 1-oz copper thickness.

8.3.3 Normalized Curves

The normalized curves in the CSD95377Q4M data sheet give engineers guidance on the power loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change in system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the power loss curve and the change in temperature is subtracted from the SOA curve.



Copyright © 2016, Texas Instruments Incorporated

Figure 14. Power Loss Test Circuit

8.3.4 Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see the Design Example). Though the power loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure will outline the steps engineers should take to predict product performance for any set of system conditions.

System Example (continued)

8.3.4.1 Design Example

Operating conditions: Output current (I_{OUT}) = 25 A, input voltage (V_{IN}) = 7 V, output voltage (V_{OUT}) = 2 V, switching frequency (f_{SW}) = 800 kHz, output inductor (L_{OUT}) = 0.2 μ H

8.3.4.2 Calculating Power Loss

- Typical power loss at 25 A = 3.74 W (Figure 4)
- Normalized power loss for switching frequency \approx 1.02 (Figure 8)
- Normalized power loss for input voltage \approx 0.99 (Figure 9)
- Normalized power loss for output voltage \approx 1.04 (Figure 10)
- Normalized power loss for output inductor \approx 1.01 (Figure 11)
- **Final calculated Power Loss = 3.741 W \times 1.02 \times 0.99 \times 1.04 \times 1.01 \approx 3.97 W**

8.3.4.3 Calculating SOA Adjustments

- SOA adjustment for switching frequency \approx 0.3°C (Figure 8)
- SOA adjustment for input voltage \approx -0.12°C (Figure 9)
- SOA adjustment for output voltage \approx 0.62°C (Figure 10)
- SOA adjustment for output inductor \approx 0.25°C (Figure 11)
- **Final calculated SOA adjustment = 0.3 + (-0.12) + 0.62 + 0.25 \approx 1.05°C**




Figure 15. Power Stage CSD95377Q4M SOA

In the previous design example, the estimated power loss of the CSD95377Q4M would increase to 3.97 W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 1.05°C. Figure 15 graphically shows how the SOA curve would be adjusted accordingly.

1. Start by drawing a horizontal line from the application current to the SOA curve.
2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 1.05°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board and ambient temperature.

9 Layout

9.1 Layout Guidelines

9.1.1 Recommended PCB Design Overview

Two key system-level parameters can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout yields maximum performance in both areas. A brief description follows on how to address each parameter.

9.1.2 Electrical Performance

The CSD95377Q4M has the ability to switch at voltage rates greater than 10 kV/μs. Take special care with the PCB layout design and placement of the input capacitors, inductor, and output capacitors.

- The placement of the input capacitors relative to V_{IN} and P_{GND} pins of the CSD95377Q4M device should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the V_{IN} and P_{GND} pins (see Figure 16). The example in Figure 16 uses 1 × 1-nF 0402, 25-V and 3 × 10-μF 1206, 25-V ceramic capacitors (TDK part number C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the power stage C5, C8, C6, and C19 should follow in order.
- The bootstrap capacitor C_{BOOT} 0.1-μF 0603, 16-V ceramic capacitor should be closely connected between BOOT and BOOT_R pins.
- The switching node of the output inductor should be placed relatively close to the power stage CSD95377Q4M V_{SW} pins. Minimizing the V_{SW} node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level. ⁽¹⁾

9.2 Layout Example




Figure 16. Recommended PCB Layout (Top-Down View)

9.3 Thermal Considerations

The CSD95377Q4M has the ability to use the P_{GND} planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in Figure 16 uses vias with a 10-mil drill hole and a 16-mil capture pad.
- Tent the opposite side of the via with solder-mask.

The number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.

(1) Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla

10 器件和文档支持

10.1 接收文档更新通知

要接收文档更新通知，请导航至 TI.com 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

10.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

10.3 商标

NexFET, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

10.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

10.5 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

11 机械、封装和可订购信息


以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知和修订此文档。如欲获取此产品说明书的浏览器版本，请参阅左侧的导航。

11.1 机械制图




DIM	毫米			英寸		
	最小值	标称值	最大值	最小值	标称值	最大值
A	0.800	0.900	1.000	0.031	0.035	0.039
a1	0.000	0.000	0.080	0.000	0.000	0.003
b	0.150	0.200	0.250	0.006	0.008	0.010
b1	2.000	2.200	2.400	0.079	0.087	0.095
b2	0.150	0.200	0.250	0.006	0.008	0.010
c1	0.150	0.200	0.250	0.006	0.008	0.010
D2	3.850	3.950	4.050	0.152	0.156	0.160
E	4.400	4.500	4.600	0.173	0.177	0.181
E1	3.400	3.500	3.600	0.134	0.138	0.142
E2	2.000	2.100	2.200	0.079	0.083	0.087
e	0.400 典型值			0.016 典型值		
K	0.300 典型值			0.012 典型值		
L	0.300	0.400	0.500	0.012	0.016	0.020
L1	0.180	0.230	0.280	0.007	0.009	0.011
theta	0.00	—	—	0.00	—	—

11.2 建议印刷电路板 (PCB) 焊盘图案



11.3 建议模版开口



NOTE: 尺寸单位为 mm (英寸)。
模版厚度为 100 μ m。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD95377Q4M	ACTIVE	VSON-CLIP	DPC	8	2500	RoHS-Exempt & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 150	95377M	Samples
CSD95377Q4MT	ACTIVE	VSON-CLIP	DPC	8	250	RoHS-Exempt & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 150	95377M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2020 德州仪器半导体技术（上海）有限公司