

GigaDevice Semiconductor Inc.

GD32F150xx

Arm[®] Cortex[®]-M3 32-bit MCU

Datasheet

Table of Contents

| | |
|--|-----------|
| Table of Contents | 1 |
| List of Figures | 3 |
| List of Tables | 4 |
| 1. General description | 5 |
| 2. Device overview | 6 |
| 2.1. Device information | 6 |
| 2.2. Block diagram | 8 |
| 2.3. Pinouts and pin assignment | 9 |
| 2.4. Memory map | 11 |
| 2.5. Clock tree | 13 |
| 2.6. Pin definitions | 14 |
| 2.6.1. GD32F150Rx LQFP64 pin definitions | 14 |
| 2.6.2. GD32F150Cx LQFP48 pin definitions | 19 |
| 2.6.3. GD32F150Kx QFN32 pin definitions | 23 |
| 2.6.4. GD32F150Gx QFN28 pin definitions | 26 |
| 2.6.5. GD32F150xx pin alternate functions | 29 |
| 3. Functional description | 33 |
| 3.1. Arm® Cortex®-M3 core | 33 |
| 3.2. On-chip memory | 33 |
| 3.3. Clock, reset and supply management | 33 |
| 3.4. Boot modes | 34 |
| 3.5. Power saving modes | 34 |
| 3.6. Analog to digital converter (ADC) | 35 |
| 3.7. Digital to analog converter (DAC) | 35 |
| 3.8. DMA | 36 |
| 3.9. General-purpose inputs/outputs (GPIOs) | 36 |
| 3.10. Timers and PWM generation | 36 |
| 3.11. Real time clock (RTC) | 38 |
| 3.12. Inter-integrated circuit (I2C) | 38 |
| 3.13. Serial peripheral interface (SPI) | 38 |
| 3.14. Universal synchronous asynchronous receiver transmitter (USART) | 39 |

| | | |
|-------|--|----|
| 3.15. | Inter-IC sound (I2S)..... | 39 |
| 3.16. | HDMI CEC..... | 39 |
| 3.17. | Universal serial bus full-speed (USB)..... | 40 |
| 3.18. | Touch sensing interface (TSI) | 40 |
| 3.19. | Comparators (CMP) | 40 |
| 3.20. | Debug mode..... | 40 |
| 3.21. | Package and operation temperature | 41 |
| 4. | Electrical characteristics | 42 |
| 4.1. | Absolute maximum ratings..... | 42 |
| 4.2. | Recommended DC characteristics | 42 |
| 4.3. | Power consumption | 43 |
| 4.4. | EMC characteristics | 44 |
| 4.5. | Power supply supervisor characteristics..... | 44 |
| 4.6. | Electrical sensitivity..... | 45 |
| 4.7. | External clock characteristics | 46 |
| 4.8. | Internal clock characteristics | 47 |
| 4.9. | PLL characteristics | 48 |
| 4.10. | Memory characteristics | 48 |
| 4.11. | GPIO characteristics..... | 48 |
| 4.12. | ADC characteristics..... | 49 |
| 4.13. | DAC characteristics..... | 49 |
| 4.14. | I2C characteristics..... | 49 |
| 4.15. | SPI characteristics..... | 50 |
| 5. | Package information..... | 51 |
| 5.1. | QFN package outline dimensions..... | 51 |
| 5.2. | LQFP package outline dimensions..... | 53 |
| 6. | Ordering information | 55 |
| 7. | Revision history | 56 |

List of Figures

| | |
|---|----|
| Figure 2-1. GD32F150xx block diagram..... | 8 |
| Figure 2-2. GD32F150Rx LQFP64 pinouts | 9 |
| Figure 2-3. GD32F150Cx LQFP48 pinouts | 9 |
| Figure 2-4. GD32F150Kx QFN32 pinouts..... | 10 |
| Figure 2-5. GD32F150Gx QFN28 pinouts..... | 10 |
| Figure 2-6. GD32F150xx clock tree | 13 |
| Figure 5-1. QFN package outline | 51 |
| Figure 5-2. LQFP package outline..... | 53 |

List of Tables

| | |
|---|----|
| Table 2-1. GD32F150xx devices features and peripheral list | 6 |
| Table 2-2. GD32F150xx memory map | 11 |
| Table 2-3. GD32F150Rx LQFP64 pin definitions | 14 |
| Table 2-4. GD32F150Cx LQFP48 pin definitions | 19 |
| Table 2-5. GD32F150Kx QFN32 pin definitions | 23 |
| Table 2-6. GD32F150Gx QFN28 pin definitions | 26 |
| Table 2-7. Port A alternate functions summary | 29 |
| Table 2-8. Port B alternate functions summary | 31 |
| Table 2-9. Port C & D & F alternate functions summary | 32 |
| Table 4-1. Absolute maximum ratings | 42 |
| Table 4-2. DC operating conditions | 42 |
| Table 4-3. Power consumption characteristics | 43 |
| Table 4-4. EMS characteristics | 44 |
| Table 4-5. EMI characteristics | 44 |
| Table 4-6. Power supply supervisor characteristics | 44 |
| Table 4-7. ESD characteristics | 45 |
| Table 4-8. Static latch-up characteristics | 45 |
| Table 4-9. High speed crystal oscillator (HXTAL) generated from a crystal/ceramic characteristics | 46 |
| Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ceramic characteristics | 46 |
| Table 4-11. Internal 8 MHz RC oscillator (IRC8M) characteristics | 47 |
| Table 4-12. Internal 40KHz RC oscillator (IRC40K) characteristics | 47 |
| Table 4-13. PLL characteristics | 48 |
| Table 4-14. Flash memory characteristics | 48 |
| Table 4-15. I/O port characteristics | 48 |
| Table 4-16. ADC characteristics | 49 |
| Table 4-17. DAC characteristics | 49 |
| Table 4-18. I2C characteristics | 49 |
| Table 4-19. SPI characteristics | 50 |
| Table 5-1. QFN package dimensions | 52 |
| Table 5-2. LQFP package dimensions | 54 |
| Table 6-1. Part ordering code for GD32F150xx devices | 55 |
| Table 7-1. Revision history | 56 |

1. General description

The GD32F150xx device belongs to the value line of GD32 MCU family. It is a 32-bit general-purpose microcontroller based on the high performance Arm® Cortex®-M3 RISC core with best ratio in terms of processing power, reduced power consumption and peripheral set. The Cortex®-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The GD32F150xx device incorporates the Arm® Cortex®-M3 32-bit processor core operating at 72 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 64 KB on-chip Flash memory and up to 8 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer one 12-bit ADC, one 12-bit DAC and two comparators, up to five general-purpose 16-bit timers, a general-purpose 32-bit timer, a basic timer, a PWM advanced-control timer, as well as standard and advanced communication interfaces: up to two SPIs, two I²Cs, two USARTs, a I²S, a HDMI-CEC a TSI and an USB D.

The device operates from a 2.6 to 3.6 V power supply and available in –40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F150xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike and so on.

2. Device overview

2.1. Device information


Table 2-1. GD32F150xx devices features and peripheral list

| Part Number | GD32F150xx | | | | | | | | | | | |
|---------------------------|---------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|
| | G4 | G6 | G8 | K4 | K6 | K8 | C4 | C6 | C8 | R4 | R6 | R8 |
| Flash (KB) | 16 | 32 | 64 | 16 | 32 | 64 | 16 | 32 | 64 | 16 | 32 | 64 |
| SRAM (KB) | 4 | 6 | 8 | 4 | 6 | 8 | 4 | 6 | 8 | 4 | 6 | 8 |
| Timers | GPTM(32 bit) | 1 <small>(1)</small> | 1 <small>(1)</small> | 1 <small>(1)</small> | 1 <small>(1)</small> | 1 <small>(1)</small> | 1 <small>(1)</small> | 1 <small>(1)</small> | 1 <small>(1)</small> | 1 <small>(1)</small> | 1 <small>(1)</small> | 1 <small>(1)</small> |
| | GPTM(16 bit) | 5 <small>(2,13-16)</small> | 5 <small>(2,13-16)</small> | 5 <small>(2,13-16)</small> | 5 <small>(2,13-16)</small> | 5 <small>(2,13-16)</small> | 5 <small>(2,13-16)</small> | 5 <small>(2,13-16)</small> | 5 <small>(2,13-16)</small> | 5 <small>(2,13-16)</small> | 5 <small>(2,13-16)</small> | 5 <small>(2,13-16)</small> |
| | Advanced TM(16 bit) | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> |
| | Basic TM(16 bit) | 1 <small>(5)</small> | 1 <small>(5)</small> | 1 <small>(5)</small> | 1 <small>(5)</small> | 1 <small>(5)</small> | 1 <small>(5)</small> | 1 <small>(5)</small> | 1 <small>(5)</small> | 1 <small>(5)</small> | 1 <small>(5)</small> | 1 <small>(5)</small> |
| | SysTick | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Watchdog | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| | RTC | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Connectivity | USART | 1 <small>(0)</small> | 2 <small>(0-1)</small> | 2 <small>(0-1)</small> | 1 <small>(0)</small> | 2 <small>(0-1)</small> | 2 <small>(0-1)</small> | 1 <small>(0)</small> | 2 <small>(0-1)</small> | 2 <small>(0-1)</small> | 1 <small>(0)</small> | 2 <small>(0-1)</small> |
| | I2C | 1 <small>(0)</small> | 1 <small>(0)</small> | 2 <small>(0-1)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 2 <small>(0-1)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 2 <small>(0-1)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> |
| | SPI | 1 <small>(0)</small> | 1 <small>(0)</small> | 2 <small>(0-1)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 2 <small>(0-1)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 2 <small>(0-1)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> |
| | I2S | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> | 1 <small>(0)</small> |
| | USB D | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | HDMI CEC | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| GPIO | 24 | 24 | 24 | 27 | 27 | 27 | 39 | 39 | 39 | 55 | 55 | 55 |
| Capacitive Touch Channels | 14 | 14 | 14 | 14 | 14 | 14 | 17 | 17 | 17 | 18 | 18 | 18 |
| Analog Comparator | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |

| Part Number | | GD32F150xx | | | | | | | | | | | |
|----------------|------------------------|------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| | | G4 | G6 | G8 | K4 | K6 | K8 | C4 | C6 | C8 | R4 | R6 | R8 |
| EXTI | | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 | 16 |
| ADC | Units | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | Channels (Ext.) | 10 | 10 | 10 | 10 | 10 | 10 | 10 | 10 | 10 | 16 | 16 | 16 |
| | Channels (Int.) | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 |
| DAC | | 1 (0) | 1 (0) | 1 (0) | 1 (0) | 1 (0) | 1 (0) | 1 (0) | 1 (0) | 1 (0) | 1 (0) | 1 (0) | 1 (0) |
| Package | | QFN28 | | | QFN32 | | | LQFP48 | | | LQFP64 | | |

2.2. Block diagram

Figure 2-1. GD32F150xx block diagram



2.3. Pinouts and pin assignment

Figure 2-2. GD32F150Rx LQFP64 pinouts




Figure 2-3. GD32F150Cx LQFP48 pinouts




Figure 2-4. GD32F150Kx QFN32 pinouts





Figure 2-5. GD32F150Gx QFN28 pinouts



2.4. Memory map


Table 2-2. GD32F150xx memory map

| Pre-defined Regions | Bus | ADDRESS | Peripherals |
|---------------------|------|---------------------------|--------------------------------|
| | | 0xE000 0000 - 0xE00F FFFF | Cortex-M3 internal peripherals |
| External Device | | 0xA000 0000 - 0xDFFF FFFF | Reserved |
| External RAM | | 0x6000 0000 - 0x9FFF FFFF | Reserved |
| Peripherals | AHB1 | 0x5000 0000 - 0x5FFF FFFF | Reserved |
| | AHB2 | 0x4800 1800 - 0x4FFF FFFF | Reserved |
| | | 0x4800 1400 - 0x4800 17FF | GPIOF |
| | | 0x4800 1000 - 0x4800 13FF | Reserved |
| | | 0x4800 0C00 - 0x4800 0FFF | GPIOD |
| | | 0x4800 0800 - 0x4800 0BFF | GPIOC |
| | | 0x4800 0400 - 0x4800 07FF | GPIOB |
| | | 0x4800 0000 - 0x4800 03FF | GPIOA |
| | AHB1 | 0x4002 4400 - 0x47FF FFFF | Reserved |
| | | 0x4002 4000 - 0x4002 43FF | TSI |
| | | 0x4002 3400 - 0x4002 3FFF | Reserved |
| | | 0x4002 3000 - 0x4002 33FF | CRC |
| | | 0x4002 2400 - 0x4002 2FFF | Reserved |
| | | 0x4002 2000 - 0x4002 23FF | FMC |
| | | 0x4002 1400 - 0x4002 1FFF | Reserved |
| | | 0x4002 1000 - 0x4002 13FF | RCU |
| | | 0x4002 0400 - 0x4002 0FFF | Reserved |
| | | 0x4002 0000 - 0x4002 03FF | DMA |
| | APB2 | 0x4001 4C00 - 0x4001 FFFF | Reserved |
| | | 0x4001 4800 - 0x4001 4BFF | TIMER16 |
| | | 0x4001 4400 - 0x4001 47FF | TIMER15 |
| | | 0x4001 4000 - 0x4001 43FF | TIMER14 |
| | | 0x4001 3C00 - 0x4001 3FFF | Reserved |
| | | 0x4001 3800 - 0x4001 3BFF | USART0 |
| | | 0x4001 3400 - 0x4001 37FF | Reserved |
| | | 0x4001 3000 - 0x4001 33FF | SPI0/I2S0 |
| | | 0x4001 2C00 - 0x4001 2FFF | TIMER0 |
| | | 0x4001 2800 - 0x4001 2BFF | Reserved |
| | | 0x4001 2400 - 0x4001 27FF | ADC |
| | | 0x4001 0800 - 0x4001 23FF | Reserved |
| | | 0x4001 0400 - 0x4001 07FF | EXTI |
| | | 0x4001 0000 - 0x4001 03FF | SYSCFG+CMP |
| | APB1 | 0x4000 C400 - 0x4000 FFFF | Reserved |
| | | 0x4000 C000 - 0x4000 C3FF | Reserved |

| Pre-defined Regions | Bus | ADDRESS | Peripherals |
|---------------------------|--------|---------------------------|-----------------------------------|
| | | 0x4000 8000 - 0x4000 BFFF | Reserved |
| | | 0x4000 7C00 - 0x4000 7FFF | Reserved |
| | | 0x4000 7800 - 0x4000 7BFF | CEC |
| | | 0x4000 7400 - 0x4000 77FF | DAC |
| | | 0x4000 7000 - 0x4000 73FF | PMU |
| | | 0x4000 6400 - 0x4000 6FFF | Reserved |
| | | 0x4000 6000 - 0x4000 63FF | USB SRAM |
| | | 0x4000 5C00 - 0x4000 5FFF | USB registers |
| | | 0x4000 5800 - 0x4000 5BFF | I2C1 |
| | | 0x4000 5400 - 0x4000 57FF | I2C0 |
| | | 0x4000 4800 - 0x4000 53FF | Reserved |
| | | 0x4000 4400 - 0x4000 47FF | USART1 |
| | | 0x4000 4000 - 0x4000 43FF | Reserved |
| | | 0x4000 3C00 - 0x4000 3FFF | Reserved |
| | | 0x4000 3800 - 0x4000 3BFF | SPI1 |
| | | 0x4000 3400 - 0x4000 37FF | Reserved |
| | | 0x4000 3000 - 0x4000 33FF | FWDGT |
| | | 0x4000 2C00 - 0x4000 2FFF | WWDGT |
| | | 0x4000 2800 - 0x4000 2BFF | RTC |
| | | 0x4000 2400 - 0x4000 27FF | Reserved |
| | | 0x4000 2000 - 0x4000 23FF | TIMER13 |
| | | 0x4000 1400 - 0x4000 1FFF | Reserved |
| | | 0x4000 1000 - 0x4000 13FF | TIMER5 |
| | | 0x4000 0800 - 0x4000 0FFF | Reserved |
| 0x4000 0400 - 0x4000 07FF | TIMER2 | | |
| 0x4000 0000 - 0x4000 03FF | TIMER1 | | |
| SRAM | | 0x2000 5000 - 0x3FFF FFFF | Reserved |
| | | 0x2000 0000 - 0x2000 4FFF | SRAM |
| Code | | 0x1FFF F80F - 0x1FFF FFFF | Reserved |
| | | 0x1FFF F800 - 0x1FFF F80E | Option bytes |
| | | 0x1FFF EC00 - 0x1FFF F7FF | System memory |
| | | 0x0801 FFFF - 0x1FFF EBFF | Reserved |
| | | 0x0800 0000 - 0x0801 FFFE | Main Flash memory |
| | | 0x0000 0000 - 0x07FF FFFF | Aliased to Flash or system memory |

2.5. Clock tree

Figure 2-6. GD32F150xx clock tree



Legend:

HXTAL: High speed crystal oscillator

LXTAL: Low speed crystal oscillator

IRC8M: Internal 8M RC oscillators

IRC40K: Internal 40K RC oscillator

2.6. Pin definitions

2.6.1. GD32F150Rx LQFP64 pin definitions

Table 2-3. GD32F150Rx LQFP64 pin definitions

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|---------------------|------|-------------------------|--------------------------|--|
| V _{BAT} | 1 | P | | Default: V _{BAT} |
| PC13-TAM PER-RTC | 2 | IO | | Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1 |
| PC14-OSC 32IN | 3 | IO | | Default: PC14 Additional: OSC32IN |
| PC15- OSC32OUT | 4 | IO | | Default: PC15 Additional: OSC32OUT |
| PF0-OSCIN | 5 | IO | 5VT | Default: PF0 Additional: OSCIN |
| PF1-OSCO UT | 6 | IO | 5VT | Default: PF1 Additional: OSCOUT |
| NRST | 7 | IO | | Default: NRST |
| PC0 | 8 | IO | | Default: PC0 Alternate: EVENTOUT Additional: ADC_IN10 |
| PC1 | 9 | IO | | Default: PC1 Alternate: EVENTOUT Additional: ADC_IN11 |
| PC2 | 10 | IO | | Default: PC2 Alternate: EVENTOUT Additional: ADC_IN12 |
| PC3 | 11 | IO | | Default: PC3 Alternate: EVENTOUT Additional: ADC_IN13 |
| V _{SSA} | 12 | P | | Default: V _{SSA} |
| V _{DDA} | 13 | P | | Default: V _{DDA} |
| PA0-WKUP | 14 | IO | | Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, CMP0_OUT, TSI_G0_IO0, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0 |
| PA1 | 15 | IO | | Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, TSI_G0_IO1, I2C1_SDA ⁽⁵⁾ , EVENTOUT |

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|----------|------|-------------------------|--------------------------|---|
| | | | | Additional: ADC_IN1, CMP0_IP |
| PA2 | 16 | I/O | | Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0, CMP1_OUT, TSI_G0_IO2 Additional: ADC_IN2, CMP1_IM6 |
| PA3 | 17 | I/O | | Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 Additional: ADC_IN3, CMP1_IP |
| PF4 | 18 | I/O | 5VT | Default: PF4 Alternate: SPI1_NSS ⁽⁵⁾ , EVENTOUT |
| PF5 | 19 | I/O | 5VT | Default: PF5 Alternate: EVENTOUT |
| PA4 | 20 | I/O | | Default: PA4 Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER13_CH0, TSI_G1_IO0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, DAC0_OUT |
| PA5 | 21 | I/O | | Default: PA5 Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0, TIMER1_ET1, TSI_G1_IO1 Additional: ADC_IN5, CMP0_IM5, CMP1_IM5 |
| PA6 | 22 | I/O | | Default: PA6 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, CMP0_OUT, TSI_G1_IO2, EVENTOUT Additional: ADC_IN6 |
| PA7 | 23 | I/O | | Default: PA7 Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, CMP1_OUT, TSI_G1_IO3, EVENTOUT Additional: ADC_IN7 |
| PC4 | 24 | I/O | | Default: PC4 Alternate: EVENTOUT Additional: ADC_IN14 |
| PC5 | 25 | I/O | | Default: PC5 Alternate: TSI_G2_IO0 Additional: ADC_IN15 |
| PB0 | 26 | I/O | | Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, TSI_G2_IO1, USART1_RX, EVENTOUT Additional: ADC_IN8 |

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-----------------|------|-------------------------|--------------------------|---|
| PB1 | 27 | IO | | Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK ⁽⁵⁾ Additional: ADC_IN9 |
| PB2 | 28 | IO | 5VT | Default: PB2 Alternate: TSI_G2_IO3 |
| PB10 | 29 | IO | 5VT | Default: PB10 Alternate: I2C1_SCL ⁽⁵⁾ , CEC, TIMER1_CH2, TSITG |
| PB11 | 30 | IO | 5VT | Default: PB11 Alternate: I2C1_SDA ⁽⁵⁾ , TIMER1_CH3, TSI_G5_IO0, EVENTOUT |
| V _{SS} | 31 | P | | Default: V _{SS} |
| V _{DD} | 32 | P | | Default: V _{DD} |
| PB12 | 33 | IO | 5VT | Default: PB12 Alternate: SPI0_NSS ⁽³⁾ , SPI1_NSS ⁽⁵⁾ , TIMER0_BRKIN, TSI_G5_IO1, I2C1_SMBA ⁽⁵⁾ , EVENTOUT |
| PB13 | 34 | IO | 5VT | Default: PB13 Alternate: SPI0_SCK ⁽³⁾ , SPI1_SCK ⁽⁵⁾ , TIMER0_CH0_ON, TSI_G5_IO2 |
| PB14 | 35 | IO | 5VT | Default: PB14 Alternate: SPI0_MISO ⁽³⁾ , SPI1_MISO ⁽⁵⁾ , TIMER0_CH1_ON, TIMER14_CH0, TSI_G5_IO3 |
| PB15 | 36 | IO | 5VT | Default: PB15 Alternate: SPI0_MOSI ⁽³⁾ , SPI1_MOSI ⁽⁵⁾ , TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN |
| PC6 | 37 | IO | 5VT | Default: PC6 Alternate: TIMER2_CH0 |
| PC7 | 38 | IO | 5VT | Default: PC7 Alternate: TIMER2_CH1 |
| PC8 | 39 | IO | 5VT | Default: PC8 Alternate: TIMER2_CH2 |
| PC9 | 40 | IO | 5VT | Default: PC9 Alternate: TIMER2_CH3 |
| PA8 | 41 | IO | 5VT | Default: PA8 Alternate: USART0_CK, TIMER0_CH0, MCO, USART1_TX, EVENTOUT |
| PA9 | 42 | IO | 5VT | Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, TSI_G3_IO0, I2C0_SCL |
| PA10 | 43 | IO | 5VT | Default: PA10 |

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|----------|------|-------------------------|--------------------------|---|
| | | | | Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, TSI_G3_IO1, I2C0_SDA |
| PA11 | 44 | IO | 5VT | Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT, TSI_G3_IO2, EVENTOUT Additional: USBDM |
| PA12 | 45 | IO | 5VT | Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT, TSI_G3_IO3, EVENTOUT Additional: USBDP |
| PA13 | 46 | IO | 5VT | Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾ |
| PF6 | 47 | IO | 5VT | Default: I2C1_SCL ⁽⁵⁾ |
| PF7 | 48 | IO | 5VT | Default: I2C1_SDA ⁽⁵⁾ |
| PA14 | 49 | IO | 5VT | Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾ |
| PA15 | 50 | IO | 5VT | Default: PA15 Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT |
| PC10 | 51 | IO | 5VT | Default: PC10 |
| PC11 | 52 | IO | 5VT | Default: PC11 |
| PC12 | 53 | IO | 5VT | Default: PC12 |
| PD2 | 54 | IO | 5VT | Default: PD2 Alternate: TIMER2_ETI |
| PB3 | 55 | IO | 5VT | Default: PB3 Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH1, TSI_G4_IO0, EVENTOUT |
| PB4 | 56 | IO | 5VT | Default: PB4 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TSI_G4_IO1, EVENTOUT |
| PB5 | 57 | IO | 5VT | Default: PB5 Alternate: SPI0_MOSI, I2S0_SD, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1 |
| PB6 | 58 | IO | 5VT | Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, TSI_G4_IO2 |
| PB7 | 59 | IO | 5VT | Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON, TSI_G4_IO3 |

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-----------------|------|-------------------------|--------------------------|--|
| BOOT0 | 60 | I | | Default: BOOT0 |
| PB8 | 61 | I/O | 5VT | Default: PB8 Alternate: I2C0_SCL, CEC, TIMER15_CH0, TSITG |
| PB9 | 62 | I/O | 5VT | Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT |
| V _{SS} | 63 | P | | Default: V _{SS} |
| V _{DD} | 64 | P | | Default: V _{DD} |

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F150R4 devices only.
- (4) Functions are available on GD32F150R8/6 devices.
- (5) Functions are available on GD32F150R8 devices.

2.6.2. GD32F150Cx LQFP48 pin definitions

Table 2-4. GD32F150Cx LQFP48 pin definitions

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|------------------|------|-------------------------|--------------------------|---|
| V _{BAT} | 1 | P | | Default: V _{BAT} |
| PC13-TAMPER-RTC | 2 | VO | | Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1 |
| PC14-OSC32IN | 3 | VO | | Default: PC14 Additional: OSC32IN |
| PC15-OSC32OUT | 4 | VO | | Default: PC15 Additional: OSC32OUT |
| PF0-OSCIN | 5 | VO | 5VT | Default: PF0 Additional: OSCIN |
| PF1-OSCOU T | 6 | VO | 5VT | Default: PF1 Additional: OSCOUT |
| NRST | 7 | VO | | Default: NRST |
| V _{SSA} | 8 | P | | Default: V _{SSA} |
| V _{DDA} | 9 | P | | Default: V _{DDA} |
| PA0-WKUP | 10 | VO | | Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, CMP0_OUT, TSI_G0_IO0, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0 |
| PA1 | 11 | VO | | Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, TSI_G0_IO1, I2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1, CMP0_IP |
| PA2 | 12 | VO | | Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0, CMP1_OUT, TSI_G0_IO2 Additional: ADC_IN2, CMP1_IM6 |
| PA3 | 13 | VO | | Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 Additional: ADC_IN3, CMP1_IP |
| PA4 | 14 | VO | | Default: PA4 Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER13_CH0, TSI_G1_IO0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, DAC0_OUT |
| PA5 | 15 | VO | | Default: PA5 Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0, |

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-----------------|------|-------------------------|--------------------------|---|
| | | | | TIMER1_ETI, TSI_G1_IO1 Additional: ADC_IN5, CMP0_IM5, CMP1_IM5 |
| PA6 | 16 | IO | | Default: PA6 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, CMP0_OUT, TSI_G1_IO2, EVENTOUT Additional: ADC_IN6 |
| PA7 | 17 | IO | | Default: PA7 Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, CMP1_OUT, TSI_G1_IO3, EVENTOUT Additional: ADC_IN7 |
| PB0 | 18 | IO | | Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, TSI_G2_IO1, USART1_RX ⁽⁴⁾ , EVENTOUT Additional: ADC_IN8 |
| PB1 | 19 | IO | | Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK ⁽⁵⁾ Additional: ADC_IN9 |
| PB2 | 20 | IO | 5VT | Default: PB2 Alternate: TSI_G2_IO3 |
| PB10 | 21 | IO | 5VT | Default: PB10 Alternate: I2C1_SCL ⁽⁵⁾ , CEC, TIMER1_CH2, TSITG |
| PB11 | 22 | IO | 5VT | Default: PB11 Alternate: I2C1_SDA ⁽⁵⁾ , TIMER1_CH3, TSI_G5_IO0, EVENTOUT |
| V _{SS} | 23 | P | | Default: V _{SS} |
| V _{DD} | 24 | P | | Default: V _{DD} |
| PB12 | 25 | IO | 5VT | Default: PB12 Alternate: SPI0_NSS ⁽³⁾ , SPI1_NSS ⁽⁵⁾ , TIMER0_BRKIN, TSI_G5_IO1, I2C1_SMBA ⁽⁵⁾ , EVENTOUT |
| PB13 | 26 | IO | 5VT | Default: PB13 Alternate: SPI0_SCK ⁽³⁾ , SPI1_SCK ⁽⁵⁾ , TIMER0_CH0_ON, TSI_G5_IO2 |
| PB14 | 27 | IO | 5VT | Default: PB14 Alternate: SPI0_MISO ⁽³⁾ , SPI1_MISO ⁽⁵⁾ , TIMER0_CH1_ON, TIMER14_CH0, TSI_G5_IO3 |
| PB15 | 28 | IO | 5VT | Default: PB15 Alternate: SPI0_MOSI ⁽³⁾ , SPI1_MOSI ⁽⁵⁾ , TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 |

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|----------|------|-------------------------|--------------------------|---|
| | | | | Additional: RTC_REFIN |
| PA8 | 29 | IO | 5VT | Default: PA8 Alternate: USART0_CK, TIMER0_CH0, MCO, USART1_TX ⁽⁴⁾ , EVENTOUT |
| PA9 | 30 | IO | 5VT | Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, TSI_G3_IO0, I2C0_SCL |
| PA10 | 31 | IO | 5VT | Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, TSI_G3_IO1, I2C0_SDA |
| PA11 | 32 | IO | 5VT | Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT, TSI_G3_IO2, EVENTOUT Additional: USBDM |
| PA12 | 33 | IO | 5VT | Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT, TSI_G3_IO3, EVENTOUT Additional: USBDP |
| PA13 | 34 | IO | 5VT | Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾ |
| PF6 | 35 | IO | 5VT | Default: I2C1_SCL ⁽⁵⁾ |
| PF7 | 36 | IO | 5VT | Default: I2C1_SDA ⁽⁵⁾ |
| PA14 | 37 | IO | 5VT | Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾ |
| PA15 | 38 | IO | 5VT | Default: PA15 Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT |
| PB3 | 39 | IO | 5VT | Default: PB3 Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH1, TSI_G4_IO0, EVENTOUT |
| PB4 | 40 | IO | 5VT | Default: PB4 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TSI_G4_IO1, EVENTOUT |
| PB5 | 41 | IO | 5VT | Default: PB5 Alternate: SPI0_MOSI, I2S0_SD, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1 |
| PB6 | 42 | IO | 5VT | Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, TSI_G4_IO2 |

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-----------------|------|-------------------------|--------------------------|--|
| PB7 | 43 | I/O | 5VT | Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON,TSL_G4_IO3 |
| BOOT0 | 44 | I | | Default: BOOT0 |
| PB8 | 45 | I/O | 5VT | Default: PB8 Alternate: I2C0_SCL, CEC, TIMER15_CH0, TSITG |
| PB9 | 46 | I/O | 5VT | Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT |
| V _{SS} | 47 | P | | Default: V _{SS} |
| V _{DD} | 48 | P | | Default: V _{DD} |

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F150C4 devices only.
- (4) Functions are available on GD32F150C8/6 devices.
- (5) Functions are available on GD32F150C8 devices.

2.6.3. GD32F150Kx QFN32 pin definitions

Table 2-5. GD32F150Kx QFN32 pin definitions

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|------------------|------|-------------------------|--------------------------|--|
| V _{DD} | 1 | P | | Default: V _{DD} |
| PF0-OSCIN | 2 | VO | 5VT | Default: PF0 Additional: OSCIN |
| PF1-OSCOU T | 3 | VO | 5VT | Default: PF1 Additional: OSCOUT |
| NRST | 4 | VO | | Default: NRST |
| V _{DDA} | 5 | P | | Default: V _{DDA} |
| PA0-WKUP | 6 | VO | | Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, CMP0_OUT, TSI_G0_IO0, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0 |
| PA1 | 7 | VO | | Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, TSI_G0_IO1, I2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1, CMP0_IP |
| PA2 | 8 | VO | | Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0, CMP1_OUT, TSI_G0_IO2 Additional: ADC_IN2, CMP1_IM6 |
| PA3 | 9 | VO | | Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 Additional: ADC_IN3, CMP1_IP |
| PA4 | 10 | VO | | Default: PA4 Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER13_CH0, TSI_G1_IO0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, DAC0_OUT |
| PA5 | 11 | VO | | Default: PA5 Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0, TIMER1_ETI, TSI_G1_IO1 Additional: ADC_IN5, CMP0_IM5, CMP1_IM5 |
| PA6 | 12 | VO | | Default: PA6 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, CMP0_OUT, TSI_G1_IO2, EVENTOUT Additional: ADC_IN6 |
| PA7 | 13 | VO | | Default: PA7 |

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-----------------|------|-------------------------|--------------------------|---|
| | | | | Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, CMP1_OUT, TSI_G1_IO3, EVENTOUT Additional: ADC_IN7 |
| PB0 | 14 | IO | | Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, TSI_G2_IO1, USART1_RX ⁽⁴⁾ , EVENTOUT Additional: ADC_IN8 |
| PB1 | 15 | IO | | Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK ⁽⁵⁾ Additional: ADC_IN9 |
| PB2 | 16 | IO | 5VT | Default: PB2 Alternate: TSI_G2_IO3 |
| V _{DD} | 17 | P | | Default: V _{DD} |
| PA8 | 18 | IO | 5VT | Default: PA8 Alternate: USART0_CK, TIMER0_CH0, MCO, USART1_TX ⁽⁴⁾ , EVENTOUT |
| PA9 | 19 | IO | 5VT | Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, TSI_G3_IO0, I2C0_SCL |
| PA10 | 20 | IO | 5VT | Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, TSI_G3_IO1, I2C0_SDA |
| PA11 | 21 | IO | 5VT | Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT, TSI_G3_IO2, EVENTOUT Additional: USBDM |
| PA12 | 22 | IO | 5VT | Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT, TSI_G3_IO3, EVENTOUT Additional: USBDP |
| PA13 | 23 | IO | 5VT | Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾ |
| PA14 | 24 | IO | 5VT | Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾ |
| PA15 | 25 | IO | 5VT | Default: PA15 Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT |

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|----------|------|-------------------------|--------------------------|---|
| PB3 | 26 | I/O | 5VT | Default: PB3 Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH1, TSI_G4_IO0, EVENTOUT |
| PB4 | 27 | I/O | 5VT | Default: PB4 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TSI_G4_IO1, EVENTOUT |
| PB5 | 28 | I/O | 5VT | Default: PB5 Alternate: SPI0_MOSI, I2S0_SD, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1 |
| PB6 | 29 | I/O | 5VT | Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, TSI_G4_IO2 |
| PB7 | 30 | I/O | 5VT | Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON, TSI_G4_IO3 |
| BOOT0 | 31 | I | | Default: BOOT0 |
| PB8 | 32 | I/O | 5VT | Default: PB8 Alternate: I2C0_SCL, CEC, TIMER15_CH0, TSI_G4 |

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F150K4 devices only.
- (4) Functions are available on GD32F150K8/6 devices.
- (5) Functions are available on GD32F150K8 devices.

2.6.4. GD32F150Gx QFN28 pin definitions

Table 2-6. GD32F150Gx QFN28 pin definitions

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|------------------|------|-------------------------|--------------------------|--|
| BOOT0 | 60 | I | | Default: BOOT0 |
| PF0-OSCIN | 5 | VO | 5VT | Default: PF0 Additional: OSCIN |
| PF1-OSCOU T | 6 | VO | 5VT | Default: PF1 Additional: OSCOUT |
| NRST | 7 | VO | | Default: NRST |
| V _{DDA} | 13 | P | | Default: V _{DDA} |
| PA0-WKUP | 14 | VO | | Default: PA0 Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, CMP0_OUT, TSI_G0_IO0, I2C1_SCL ⁽⁵⁾ Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0 |
| PA1 | 15 | VO | | Default: PA1 Alternate: USART0_RTS ⁽³⁾ , USART1_RTS ⁽⁴⁾ , TIMER1_CH1, TSI_G0_IO1, I2C1_SDA ⁽⁵⁾ , EVENTOUT Additional: ADC_IN1, CMP0_IP |
| PA2 | 16 | VO | | Default: PA2 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , TIMER1_CH2, TIMER14_CH0, CMP1_OUT, TSI_G0_IO2 Additional: ADC_IN2, CMP1_IM6 |
| PA3 | 17 | VO | | Default: PA3 Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 Additional: ADC_IN3, CMP1_IP |
| PA4 | 20 | VO | | Default: PA4 Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER13_CH0, TSI_G1_IO0, SPI1_NSS ⁽⁵⁾ Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, DAC0_OUT |
| PA5 | 21 | VO | | Default: PA5 Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0, TIMER1_ETI, TSI_G1_IO1 Additional: ADC_IN5, CMP0_IM5, CMP1_IM5 |
| PA6 | 22 | VO | | Default: PA6 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, CMP0_OUT, TSI_G1_IO2, EVENTOUT Additional: ADC_IN6 |
| PA7 | 23 | VO | | Default: PA7 |

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|-----------------|------|-------------------------|--------------------------|---|
| | | | | Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, CMP1_OUT, TSI_G1_IO3, EVENTOUT Additional: ADC_IN7 |
| PB0 | 26 | IO | | Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, TSI_G2_IO1, USART1_RX ⁽⁴⁾ , EVENTOUT Additional: ADC_IN8 |
| PB1 | 27 | IO | | Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK ⁽⁵⁾ Additional: ADC_IN9 |
| V _{DD} | 32 | P | | Default: V _{DD} |
| PA9 | 42 | IO | 5VT | Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, TSI_G3_IO0, I2C0_SCL |
| PA10 | 43 | IO | 5VT | Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, TSI_G3_IO1, I2C0_SDA |
| PA11 | 44 | IO | 5VT | Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT, TSI_G3_IO2, EVENTOUT Additional: USBDM |
| PA12 | 45 | IO | 5VT | Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT, TSI_G3_IO3, EVENTOUT Additional: USBDP |
| PA13 | 46 | IO | 5VT | Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO ⁽⁵⁾ |
| PA14 | 49 | IO | 5VT | Default: PA14 Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK, SPI1_MOSI ⁽⁵⁾ |
| PA15 | 50 | IO | 5VT | Default: PA15 Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ , TIMER1_CH0, TIMER1_ETI, SPI1_NSS ⁽⁵⁾ , EVENTOUT |
| PB3 | 55 | IO | 5VT | Default: PB3 Alternate: SPI0_SCK, I2S0_CK, TIMER1_CH1, TSI_G4_IO0, EVENTOUT |
| PB4 | 56 | IO | 5VT | Default: PB4 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, |

| Pin Name | Pins | Pin Type ⁽¹⁾ | I/O Level ⁽²⁾ | Functions description |
|----------|------|-------------------------|--------------------------|---|
| | | | | TSL_G4_IO1, EVENTOUT |
| PB5 | 57 | IO | 5VT | Default: PB5 Alternate: SPI0_MOSI, I2S0_SD, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1 |
| PB6 | 58 | IO | 5VT | Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, TSL_G4_IO2 |
| PB7 | 59 | IO | 5VT | Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON, TSL_G4_IO3 |

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F150G4 devices only.
- (4) Functions are available on GD32F150G8/6 devices.
- (5) Functions are available on GD32F150G8 devices.

2.6.5. GD32F150xx pin alternate functions

Table 2-7. Port A alternate functions summary

| Pin Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
|----------|--------------------------------|--|-----------------------------------|----------------|-----------------------------|-----------------|-----------------------------|----------|
| PA0 | | USART0_CT S ⁽¹⁾ USART1_CT S ⁽²⁾ | TIMER1_ CH0, TIMER1_ ETI | TSL_G0_ IO0 | I2C1_SCL ⁽³⁾ | | | CMP0_OUT |
| PA1 | EVENTO UT | USART0_RT S ⁽¹⁾ USART1_RT S ⁽²⁾ | TIMER1_ CH1 | TSL_G0_ IO1 | I2C1_SDA ⁽³⁾ | | | |
| PA2 | TIMER14 _CH0 | USART0_TX ⁽¹⁾ USART1_TX ⁽²⁾ | TIMER1_ CH2 | TSL_G0_ IO2 | | | | CMP1_OUT |
| PA3 | TIMER14 _CH1 | USART0_RX ⁽¹⁾ USART1_RX ⁽²⁾ | TIMER1_ CH3 | TSL_G0_ IO3 | | | | |
| PA4 | SPI0_NS S/ I2S0_WS | USART0_CK ⁽¹⁾ USART1_CK ⁽²⁾ | | TSL_G1_ IO0 | TIMER13_C H0 | | SPI1_N SS ⁽³⁾ | |
| PA5 | SPI0_SC K/ I2S0_CK | CEC | TIMER1_ CH0, TIMER1_ ETI | TSL_G1_ IO1 | | | | |
| PA6 | SPI0_MIS O/ I2S0_MC K | TIMER2_CH 0 | TIMER0_ BRKIN | TSL_G1_ IO2 | | TIMER1 5_CH0 | EVENT OUT | CMP0_OUT |
| PA7 | SPI0_MO S/ I2S0_SD | TIMER2_CH 1 | TIMER0_ CH0_ON | TSL_G1_ IO3 | TIMER13_C H0 | TIMER1 6_CH0 | EVENT OUT | CMP1_OUT |
| PA8 | MCO | USART0_CK | TIMER0_ CH0 | EVENTO UT | USART1_TX ⁽²⁾ | | | |
| PA9 | TIMER14 _BRKIN | USART0_TX | TIMER0_ CH1 | TSL_G3_ IO1 | I2C0_SCL | | | |
| PA10 | TIMER16 _BRKIN | USART0_RX | TIMER0_ CH2 | TSL_G3_ IO1 | I2C0_SDA | | | |
| PA11 | EVENTO | USART0_CT | TIMER0_ CH0 | TSL_G3_ IO1 | | | | CMP0_OUT |

| Pin Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 |
|----------|--------------------------|--|-----------------------------------|----------------|-----|-----|------------------------------|----------|
| | UT | S | CH3 | IO2 | | | | |
| PA12 | EVENTO UT | USART0_RT S | TIMER0_ ETI | TSL_G3_ IO3 | | | | CMP1_OUT |
| PA13 | SWDIO | IFRP_OUT | | | | | SPI1_M ISO ⁽³⁾ | |
| PA14 | SWCLK | USART0_TX ¹⁾ USART1_TX ²⁾ | | | | | SPI1_M OSI ⁽³⁾ | |
| PA15 | SPI0_NS S, I2S0_WS | USART0_RX ¹⁾ USART1_RX ²⁾ | TIMER1_ CH0, TIMER1_ ETI | EVENTO UT | | | SPI1_N SS ⁽³⁾ | |

Notes:

- (1) Functions are available on GD32F150x4 devices only.
- (2) Functions are available on GD32F150x8/6 devices.
- (3) Functions are available on GD32F150x8 devices.

Table 2-8. Port B alternate functions summary

| Pin Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 |
|----------|--|-------------------------|----------------|----------------|--------------------------|-----|-------------------------|
| PB0 | EVENTOUT | TIMER2_CH2 | TIMER0_CH1_ON | TSL_G2_IO1 | USART1_RX ⁽²⁾ | | |
| PB1 | TIMER13_C H0 | TIMER2_CH3 | TIMER0_CH2_ON | TSL_G2_IO2 | | | SPI1_SCK ⁽³⁾ |
| PB2 | | | | TSL_G2_IO3 | | | |
| PB3 | SPI0_SCK / I2S0_CK | EVENTOUT | TIMER1_CH1 | TSL_G4_IO0 | | | |
| PB4 | SPI0_MISO / I2S0_MCK | TIMER2_CH0 | EVENTOUT | TSL_G4_IO1 | | | |
| PB5 | SPI0_MOSI / I2S0_SD | TIMER2_CH1 | TIMER15_BRKIN | I2C0_SMBA | | | |
| PB6 | USART0_TX | I2C0_SCL | TIMER15_CH0_ON | TSL_G4_IO2 | | | |
| PB7 | USART0_RX | I2C0_SDA | TIMER16_CH0_ON | TSL_G4_IO3 | | | |
| PB8 | CEC | I2C0_SCL | TIMER15_CH0 | TSITG | | | |
| PB9 | IFRP_OUT | I2C0_SDA | TIMER16_CH0 | EVENTOUT | | | |
| PB10 | CEC | I2C1_SCL ⁽³⁾ | TIMER1_CH2 | TSITG | | | |
| PB11 | EVENTOUT | I2C1_SDA ⁽³⁾ | TIMER1_CH3 | TSL_G5_IO0 | | | |
| PB12 | SPI0_NSS ⁽¹⁾ SPI1_NSS ⁽³⁾ | EVENTOUT | TIMER0_BRKIN | TSL_G5_IO1 | I2C1_SMBA ⁽³⁾ | | |
| PB13 | SPI0_SCK ⁽¹⁾ SPI1_SCK ⁽³⁾ | | TIMER0_CH0_ON | TSL_G5_IO2 | | | |
| PB14 | SPI0_MISO ⁽¹⁾) SPI1_MISO ⁽³⁾) | TIMER14_C H0 | TIMER0_CH1_ON | TSL_G5_IO3 | | | |
| PB15 | SPI0_MOSI ⁽¹⁾) SPI1_MOSI ⁽³⁾) | TIMER14_C H1 | TIMER0_CH2_ON | TIMER14_CH0_ON | | | |

Notes:

- (1) Functions are available on GD32F150x4 devices only.
(2) Functions are available on GD32F150x8/6 devices.
(3) Functions are available on GD32F150x8 devices.

Table 2-9. Port C & D & F alternate functions summary

| Pin Name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 |
|----------|----------------------|-----|-----|-----|-----|-----|-----|
| PC0 | EVENTOUT | | | | | | |
| PC1 | EVENTOUT | | | | | | |
| PC2 | EVENTOUT | | | | | | |
| PC3 | EVENTOUT | | | | | | |
| PC4 | EVENTOUT | | | | | | |
| PC5 | TSL_G2_IO0 | | | | | | |
| PC6 | TIMER2_CH0 | | | | | | |
| PC7 | TIMER2_CH1 | | | | | | |
| PC8 | TIMER2_CH2 | | | | | | |
| PC9 | TIMER2_CH3 | | | | | | |
| PD2 | TIMER2_ETI | | | | | | |
| PF0 | OSCIN | | | | | | |
| PF1 | OSCOU | | | | | | |
| PF4 | SP1_NSS, EVENTOUT | | | | | | |
| PF5 | EVENTOUT | | | | | | |

3. Functional description

3.1. Arm® Cortex®-M3 core

The Cortex®-M3 processor is the latest generation of Arm® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

- 32-bit Arm® Cortex®-M3 processor core
- Up to 72 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M3 processor is based on the Armv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2. On-chip memory

- Up to 64 Kbytes of Flash memory
- Up to 8 Kbytes of SRAM with hardware parity checking

The Arm® Cortex®-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 64 Kbytes of inner Flash and 8 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. The [Table 2-2. GD32F150xx memory map](#) shows the memory map of the GD32F150xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.

3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator

- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB and two APB domains is 72 MHz. See [Figure 2-6. GD32F150xx clock tree](#) for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6V and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA} , V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10) or USART1 (PA2 and PA3, PA14 and PA15) in device mode.

3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

- **Sleep mode**

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

- **Deep-sleep mode**

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, and USB wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

- **Standby mode**

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except Backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 1 MSPS.
- Conversion range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

One 12-bit 1 MSPS multi-channel ADCs are integrated in the device. It is a total of up to 16 multiplexed external channels, 1 channel for internal temperature sensor (V_{SENSE}), 1 channel for internal reference voltage (V_{REFINT}) and 1 channel for battery voltage (V_{BAT}). The input voltage range is between V_{SSA} and V_{DDA} . An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general timers (TIMERx, x=1,2,14) and the advanced timers (TIMER0) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value. Each device is factory-calibrated to improve the accuracy and the calibration data are stored in the system memory area.

3.7. Digital to analog converter (DAC)

- 12-bit DAC converter of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DAC is

designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is V_{REF+} .

3.8. DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I²Cs, USARTs, DAC and I²S

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9. General-purpose inputs/outputs (GPIOs)

- Up to 55 fast GPIOs, all mappable on 16 external interrupt vectors (EXTI)
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 55 general purpose I/O pins (GPIO) in GD32F150xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD2, PF0, PF1, PF4-PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10. Timers and PWM generation

- One 16-bit advanced-control timer (TIMER0), one 32-bit general-purpose timer (TIMER1), five 16-bit general-purpose timers (TIMER2, TIMER13 ~ TIMER16), and one 16-bit basic timer (TIMER5)
- Up to 4 independent channels of PWM, output compare or input capture for each general-purpose timer (GPTM) and external trigger input
- 16-bit, motor control PWM advanced-control timer with programmable dead-time

generation for output match

- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced-control timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general-purpose timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned mode) and single pulse mode output. If configured as a general-purpose 16-bit timer, it has the same functions as the TIMEx timer. It can be synchronized with external signals or to interconnect with other GPTMs together which have the same architecture and features.

The general-purpose timer (GPTM) can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The GPTM also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5, is mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F150xx have two watchdog peripherals, free watchdog and window watchdog. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and a 8-bit prescaler, It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wake up interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11. Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers.
- Calendar with subsecond, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an Independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. In the RTC unit, there are two prescalers used for implementing the calendar and other functions. One prescaler is a 7-bit asynchronous prescaler and the other is a 15-bit synchronous prescaler.

3.12. Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 400 kHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13. Serial peripheral interface (SPI)

- Up to two SPI interfaces with a frequency of up to 18 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including

simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

3.14. **Universal synchronous asynchronous receiver transmitter (USART)**

- Up to two USARTs with operating frequency up to 9 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

3.15. **Inter-IC sound (I2S)**

- One I2S bus Interfaces with sampling frequency from 8 kHz to 192 kHz, multiplexed with SPI1
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F150xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1. The audio sampling frequency from 8 kHz to 192 kHz is supported with less than 0.5% accuracy error.

3.16. **HDMI CEC**

- Hardware support Consumer Electronics Control (CEC) protocol (HDMI standard rev1.4)

The CEC protocol provides high-level control functions between the audiovisual products linked with HDMI cables. GD32F150xx contain a HDMI-CEC controller which has an Independent clock domain and can wake up the MCU from deep-sleep mode on data reception.

3.17. Universal serial bus full-speed (USBD)

- One full-speed USB Interface with frequency up to 12 Mbit/s
- Internal main PLL for USB CLK compliantly

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between one or more devices. Full-speed peripheral is compliant with the USB 2.0 specification. The device controller enables 12 Mbit/s data exchange with a USB Host controller. Transaction formatting is performed by the hardware, including CRC generation and checking. The status of a completed USB transfer or error condition is indicated by status registers. An interrupt is also generated if enabled. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HXTAL crystal oscillator) and the operating frequency divided from APB1 should be 12 MHz above.

3.18. Touch sensing interface (TSI)

- Supports up to 18 external electrodes by the sensing channels distributed over 6 analog I/O groups
- Programmable charging frequency and I/O pins
- Capability to wake up the MCU from power saving modes

Capacitive sensing technology can be used for the detection of a finger (or any conductive object) presence near an electrode. The capacitive variation of the electrode introduced by the finger can be measured by charging and detecting the voltage across the sampling capacitor. GD32F150xx contain a hardware touch sensing interface (TSI) and only requires few external components to operate. The sensing channels are distributed over 6 analog I/O groups including: Group1 (PA0 ~ PA3), Group2 (PA4 ~ PA7), Group3 (PC5, PB0 ~ PB2), Group4 (PA9 ~ PA12), Group5 (PB3, PB4, PB6, PA7) and Group6 (PB11 ~ PB14),

3.19. Comparators (CMP)

- Two fast rail-to-rail low-power comparators with software configurable
- Programmable reference voltage (internal, external I/O or DAC output pin)

Two Comparators (CMP) are implemented within the devices. Both comparators can wake up from deep-sleep mode to generate interrupts and breaks for the timers and also can be combined as a window comparator. The internal voltage reference is also connected to ADC_IN17 input channel of the ADC.

3.20. Debug mode

- Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.21. Package and operation temperature

- LQFP64 (GD32F150Rx), LQFP48 (GD32F150Cx), QFN32 (GD32F150Kx) and QFN28 (GD32F150Gx)
- Operation temperature range: -40°C to +85°C (industrial level)

4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings

| Symbol | Parameter | Min | Max | Unit |
|-----------|----------------------------------|-----------------|-----------------|------|
| V_{DD} | External voltage range | $V_{SS} - 0.3$ | $V_{SS} + 3.6$ | V |
| V_{DDA} | External analog supply voltage | $V_{SSA} - 0.3$ | $V_{SSA} + 3.6$ | V |
| V_{BAT} | External battery supply voltage | $V_{SS} - 0.3$ | $V_{SS} + 3.6$ | V |
| V_{IN} | Input voltage on 5V tolerant pin | $V_{SS} - 0.3$ | $V_{DD} + 4.0$ | V |
| | Input voltage on other I/O | $V_{SS} - 0.3$ | 4.0 | V |
| I_{IO} | Maximum current for GPIO pins | — | 25 | mA |
| T_A | Operating temperature range | -40 | +85 | °C |
| T_{STG} | Storage temperature range | -55 | +150 | °C |
| T_J | Maximum junction temperature | — | 125 | °C |

4.2. Recommended DC characteristics

Table 4-2. DC operating conditions

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------|------------------------|------------------|-----|-----|-----|------|
| V_{DD} | Supply voltage | — | 2.6 | 3.3 | 3.6 | V |
| V_{DDA} | Analog supply voltage | Same as V_{DD} | 2.6 | 3.3 | 3.6 | V |
| V_{BAT} | Battery supply voltage | — | 1.8 | — | 3.6 | V |

4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-3. Power consumption characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|----------------------------------|---|------|--------|-----|------|
| I _{DD} | Supply current (Run mode) | V _{DD} =V _{DDA} =3.3V, HXTAL=8MHz, System clock=72 MHz, All peripherals enabled | — | 26.10 | — | mA |
| | | V _{DD} =V _{DDA} =3.3V, HXTAL=8MHz, System clock=72 MHz, All peripherals disabled | — | 17.69 | — | mA |
| | | V _{DD} =V _{DDA} =3.3V, HXTAL=8MHz, System clock=48 MHz, All peripherals enabled | — | 17.81 | — | mA |
| | | V _{DD} =V _{DDA} =3.3V, HXTAL=8MHz, System Clock=48 MHz, All peripherals disabled | — | 12.21 | — | mA |
| | Supply current (Sleep mode) | V _{DD} =V _{DDA} =3.3V, HXTAL=8MHz, CPU clock off, System clock=72 MHz, All peripherals enabled | — | 14.86 | — | mA |
| | | V _{DD} =V _{DDA} =3.3V, HXTAL=8MHz, CPU clock off, System clock=72 MHz, All peripherals disabled | — | 5.19 | — | mA |
| | Supply current (Deep-Sleep mode) | V _{DD} =V _{DDA} =3.3V, Regulator in run mode, IRC40K on, RTC on, All GPIOs analog mode | — | 0.172 | 1.1 | mA |
| | | V _{DD} =V _{DDA} =3.3V, Regulator in low power mode, IRC40K on, RTC on, All GPIOs analog mode | — | 160.84 | — | μA |
| | Supply current (Standby mode) | V _{DD} =V _{DDA} =3.3V, LXTAL off, IRC40K on, RTC on | — | 7.39 | — | μA |
| | | V _{DD} =V _{DDA} =3.3V, LXTAL off, IRC40K on, RTC off | — | 6.93 | — | μA |
| V _{DD} =V _{DDA} =3.3V, LXTAL off, IRC40K off, RTC off | | — | 5.72 | — | μA | |
| I _{BAT} | Battery supply current | V _{DD} not available, V _{BAT} =3.6 V, LXTAL on with external crystal, RTC on, Higher driving | — | 3.12 | — | μA |
| | | V _{DD} not available, V _{BAT} =3.3 V, LXTAL on with external crystal, RTC on, Higher driving | — | 2.80 | — | μA |
| | | V _{DD} not available, V _{BAT} =2.6 V, LXTAL on with external crystal, RTC on, Higher driving | — | 2.16 | — | μA |
| | | V _{DD} not available, V _{BAT} =3.6 V, LXTAL on with external crystal, RTC on, Lower driving | — | 1.40 | — | μA |
| | | V _{DD} not available, V _{BAT} =3.3 V, LXTAL on with external crystal, RTC on, Lower driving | — | 1.29 | — | μA |
| | | V _{DD} not available, V _{BAT} =2.6 V, LXTAL on with external crystal, RTC on, Lower driving | — | 1.10 | — | μA |

4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the [Table 4-4. EMS characteristics](#), based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-4. EMS characteristics

| Symbol | Parameter | Conditions | Level/Class |
|-----------|--|--|-------------|
| V_{ESD} | Voltage applied to all device pins to induce a functional disturbance | $V_{DD} = 3.3\text{ V}$, $T_A = +25\text{ }^\circ\text{C}$ conforms to IEC 61000-4-2 | 3B |
| V_{FTB} | Fast transient voltage burst applied to induce a functional disturbance through 100 pF on V_{DD} and V_{SS} pins | $V_{DD} = 3.3\text{ V}$, $T_A = +25\text{ }^\circ\text{C}$ conforms to IEC 61000-4-4 | 4A |

EMI (Electromagnetic Interference) emission testing result is given in the [Table 4-5. EMI characteristics](#), compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 4-5. EMI characteristics

| Symbol | Parameter | Conditions | Tested frequency band | Conditions | | Unit |
|-----------|------------|---|-----------------------|------------|------|------------|
| | | | | 48M | 72M | |
| S_{EMI} | Peak level | $V_{DD} = 3.3\text{ V}$, $T_A = +25\text{ }^\circ\text{C}$, compliant with IEC 61967-2 | 0.1 to 2 MHz | <0 | <0 | dB μ V |
| | | | 2 to 30 MHz | -3.7 | -2.8 | |
| | | | 30 to 130 MHz | -6.5 | -8 | |
| | | | 130 MHz to 1GHz | -7 | -7 | |

4.5. Power supply supervisor characteristics

Table 4-6. Power supply supervisor characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------|----------------------------|------------|------|------|------|------|
| V_{POR} | Power on reset threshold | PDR_S=0 | 2.32 | 2.40 | 2.48 | V |
| V_{PDR} | Power down reset threshold | | 2.27 | 2.35 | 2.43 | V |
| V_{HYST} | PDR hysteresis | | — | 0.05 | — | V |
| $T_{RSTTEMP}$ | Reset temporization | | — | 2 | — | ms |
| V_{POR} | Power on reset threshold | PDR_S=1 | 2.32 | 2.40 | 2.48 | V |
| V_{PDR} | Power down reset threshold | | 1.72 | 1.80 | 1.88 | V |
| V_{HYST} | PDR hysteresis | | — | 0.6 | — | V |
| $T_{RSTTEMP}$ | Reset temporization | | — | 2 | — | ms |

4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-7. ESD characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|----------------|---|---|-----|-----|------|------|
| $V_{ESD(HBM)}$ | Electrostatic discharge voltage (human body model) | $T_A=25\text{ }^\circ\text{C}$; JESD22-A114 | — | — | 5000 | V |
| $V_{ESD(CDM)}$ | Electrostatic discharge voltage (charge device model) | $T_A=25\text{ }^\circ\text{C}$; JESD22-C101 | — | — | 500 | V |

Table 4-8. Static latch-up characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------|----------------------------------|---|-----|-----|-----------|------|
| LU | I-test | $T_A=25\text{ }^\circ\text{C}$; JESD78 | — | — | ± 100 | mA |
| | $V_{\text{supply over voltage}}$ | | — | — | 5.4 | V |

4.7. External clock characteristics

Table 4-9. High speed crystal oscillator (HXTAL) generated from a crystal/ceramic characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|----------------------|---|--|-----|-----|-----|---------------|
| f_{HXTAL} | High speed crystal oscillator (HXTAL) frequency | $V_{\text{DD}}=3.3\text{V}$ | 4 | 8 | 32 | MHz |
| C_{HXTAL} | Recommended load capacitance on OSCIN and OSCOUT | — | — | 20 | 30 | pF |
| R_{FHXTAL} | Recommended external feedback resistor between XTALIN and XTALOUT | — | — | 200 | — | k Ω |
| D_{HXTAL} | HXTAL oscillator duty cycle | — | 48 | 50 | 52 | % |
| I_{DDHXTAL} | HXTAL oscillator operating current | $V_{\text{DD}}=3.3\text{V}, T_{\text{A}}=25^{\circ}\text{C}$ | — | 1.4 | — | μA |
| t_{SUHXTAL} | HXTAL oscillator startup time | $V_{\text{DD}}=3.3\text{V}, T_{\text{A}}=25^{\circ}\text{C}$ | — | 2 | — | ms |

Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ceramic characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|----------------------|--|--|-----|--------|------|---------------|
| f_{LXTAL} | Low speed crystal oscillator (LXTAL) frequency | $V_{\text{DD}}=V_{\text{BAT}}=3.3\text{V}$ | — | 32.768 | 1000 | KHz |
| C_{LXTAL} | Recommended load capacitance on OSC32IN and OSC32OUT | — | — | — | 15 | pF |
| D_{LXTAL} | LXTAL oscillator duty cycle | — | 48 | 50 | 52 | % |
| I_{DDLXTAL} | LXTAL oscillator operating current | $V_{\text{DD}}=V_{\text{BAT}}=3.3\text{V}$ | — | 1.4 | — | μA |
| t_{SULXTAL} | LXTAL oscillator startup time | $V_{\text{DD}}=V_{\text{BAT}}=3.3\text{V}$ | — | 3 | — | s |

4.8. Internal clock characteristics

Table 4-11. Internal 8 MHz RC oscillator (IRC8M) characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---------------|--|--|------|-----|------|---------|
| f_{IRC8M} | Internal 8 MHz RC oscillator (IRC8M) frequency | $V_{DD}=3.3V$ | — | 8 | — | MHz |
| ACC_{IRC8M} | IRC8M oscillator Frequency accuracy, Factory-trimmed | $V_{DD}=3.3V, T_A=-40^{\circ}C \sim +105^{\circ}C$ | -2.5 | — | +1.5 | % |
| | | $V_{DD}=3.3V, T_A=0^{\circ}C \sim +85^{\circ}C$ | -1.2 | — | +1.2 | % |
| | | $V_{DD}=3.3V, T_A=25^{\circ}C$ | -1 | — | +1 | % |
| D_{IRC8M} | IRC8M oscillator duty cycle | $V_{DD}=3.3V, f_{IRC8M}=8MHz$ | 48 | 50 | 52 | % |
| $I_{DDIRC8M}$ | IRC8M oscillator operating current | $V_{DD}=3.3V, f_{IRC8M}=8MHz$ | — | 80 | 100 | μA |
| $t_{SUIRC8M}$ | IRC8M oscillator startup time | $V_{DD}=3.3V, f_{IRC8M}=8MHz$ | 1 | — | 2 | μs |

Table 4-12. Internal 40KHz RC oscillator (IRC40K) characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|----------------|---|--|-----|-----|-----|---------|
| f_{IRC40K} | Internal 40KHz RC oscillator (IRC40K) frequency | $V_{DD}=V_{BAT}=3.3V,$ $T_A=-40^{\circ}C \sim +85^{\circ}C$ | 30 | 40 | 60 | KHz |
| $I_{DDIRC40K}$ | IRC40K oscillator operating current | $V_{DD}=V_{BAT}=3.3V, T_A=25^{\circ}C$ | — | 1 | 2 | μA |
| $t_{SUIRC40K}$ | IRC40K oscillator startup time | $V_{DD}=V_{BAT}=3.3V, T_A=25^{\circ}C$ | — | — | 80 | μs |

4.9. PLL characteristics

Table 4-13. PLL characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-----------------------|----------------------------|------------|-----|-----|-----|---------|
| f_{PLLIN} | PLL input clock frequency | | 1 | 8 | 25 | MHz |
| f_{PLL} | PLL output clock frequency | | 16 | — | 72 | MHz |
| t_{LOCK} | PLL lock time | | — | | 200 | μ s |
| Jitter _{PLL} | Cycle to cycle Jitter | | | | 300 | ps |

4.10. Memory characteristics

Table 4-14. Flash memory characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|-------------------|---|--|-----|-----|-----|---------|
| PE _{CYC} | Number of guaranteed program /erase cycles before failure (Endurance) | $T_A=-40^{\circ}\text{C} \sim +85^{\circ}\text{C}$ | 100 | — | — | kcycles |
| t_{RET} | Data retention time | $T_A=125^{\circ}\text{C}$ | 20 | — | — | years |
| t_{PROG} | Word programming time | $T_A=-40^{\circ}\text{C} \sim +85^{\circ}\text{C}$ | 200 | — | 400 | μ s |
| t_{ERASE} | Page erase time | $T_A=-40^{\circ}\text{C} \sim +85^{\circ}\text{C}$ | 60 | 100 | 450 | ms |
| t_{MERASE} | Mass erase time | $T_A=-40^{\circ}\text{C} \sim +85^{\circ}\text{C}$ | 3.2 | — | 9.6 | s |

4.11. GPIO characteristics

Table 4-15. I/O port characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|----------|---|----------------------|------|-----|------|------------|
| V_{IL} | Standard IO Low level input voltage | $V_{DD}=2.6\text{V}$ | -0.3 | — | 0.95 | V |
| | 5V-tolerant IO Low level input voltage | $V_{DD}=2.6\text{V}$ | -0.3 | — | 0.9 | V |
| V_{IH} | Standard IO High level input voltage | $V_{DD}=2.6\text{V}$ | 1.2 | — | 4.0 | V |
| | 5V-tolerant IO High level input voltage | $V_{DD}=2.6\text{V}$ | 1.5 | — | 5.5 | V |
| V_{OL} | Low level output voltage | $V_{DD}=2.6\text{V}$ | — | — | 0.2 | V |
| V_{OH} | High level output voltage | $V_{DD}=2.6\text{V}$ | 2.3 | — | — | V |
| R_{PU} | Internal pull-up resistor | $V_{IN}=V_{SS}$ | 30 | 40 | 50 | k Ω |
| R_{PD} | Internal pull-down resistor | $V_{IN}=V_{DD}$ | 30 | 40 | 50 | k Ω |

4.12. ADC characteristics

Table 4-16. ADC characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|----------------------|----------------------------------|---------------------------------|-----|-----|------------------|------|
| V _{DDA} | Operating voltage | | 2.6 | 3.3 | 3.6 | V |
| V _{IN} | ADC input voltage range | | 0 | — | V _{DDA} | V |
| f _{ADC} | ADC clock | | 0.6 | — | 14 | MHz |
| f _s | Sampling rate | | — | — | 1 | MHz |
| f _{ADCCONV} | ADC conversion time | f _{ADC} = 14MHz | 1 | — | 18 | μs |
| R _{ADC} | Input sampling switch resistance | | — | — | 0.2 | kΩ |
| C _{ADC} | Input sampling capacitance | No pin/pad capacitance included | — | 32 | — | pF |
| t _{SU} | Startup time | | — | — | 1 | μs |

4.13. DAC characteristics

Table 4-17. DAC characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|--------------------|----------------------------------|--|-----|-----|-------------------|------|
| V _{DDA} | Operating voltage | | 2.6 | 3.3 | 3.6 | V |
| V _{DACIN} | DAC input voltage range | | 0 | — | V _{REF+} | V |
| R _{LOAD} | Load resistance | Resistive load vs. VSSA with buffer ON | 5 | — | — | kΩ |
| C _{LOAD} | Load capacitance | No pin/pad capacitance included | — | — | 50 | pF |
| DNE | Differential non-linearity error | DAC in 12-bit | — | — | ±3 | LSB |
| INL | Integral non-linearity | DAC in 12-bit | — | — | ±4 | LSB |
| Offset | Offset error | DAC in 12-bit, V _{REF+} = 3.6 V | — | — | ±12 | LSB |
| GE | Gain error | DAC in 12-bit | — | — | ±0.5 | % |

4.14. I2C characteristics

Table 4-18. I2C characteristics

| Symbol | Parameter | Conditions | Standard mode | | Fast mode | | Unit |
|---------------------|---------------------|------------|---------------|-----|-----------|-----|------|
| | | | Min | Max | Min | Max | |
| f _{SCL} | SCL clock frequency | | 0 | 100 | 0 | 400 | KHz |
| t _{SCL(H)} | SCL clock high time | | 4.0 | — | 0.6 | — | ns |
| t _{SCL(L)} | SCL clock low time | | 4.7 | — | 1.3 | — | ns |

4.15. SPI characteristics

Table 4-19. SPI characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|------------------------|--------------------------|------------------|-----|-----|-----|------|
| f_{SCK} | SCK clock frequency | | — | — | 18 | MHz |
| $t_{SCK(H)}$ | SCK clock high time | | 19 | — | — | ns |
| $t_{SCK(L)}$ | SCK clock low time | | 19 | — | — | ns |
| SPI master mode | | | | | | |
| $t_{V(MO)}$ | Data output valid time | | — | — | 25 | ns |
| $t_{H(MO)}$ | Data output hold time | | 2 | — | — | ns |
| $t_{SU(MI)}$ | Data input setup time | | 5 | — | — | ns |
| $t_{H(MI)}$ | Data input hold time | | 5 | — | — | ns |
| SPI slave mode | | | | | | |
| $t_{SU(NSS)}$ | NSS enable setup time | $f_{PCLK}=54MHz$ | 74 | — | — | ns |
| $t_{H(NSS)}$ | NSS enable hold time | $f_{PCLK}=54MHz$ | 37 | — | — | ns |
| $t_{A(SO)}$ | Data output access time | $f_{PCLK}=54MHz$ | 0 | — | 55 | ns |
| $t_{DIS(SO)}$ | Data output disable time | | 3 | — | 10 | ns |
| $t_{V(SO)}$ | Data output valid time | | — | — | 25 | ns |
| $t_{H(SO)}$ | Data output hold time | | 15 | — | — | ns |
| $t_{SU(SI)}$ | Data input setup time | | 5 | — | — | ns |
| $t_{H(SI)}$ | Data input hold time | | 4 | — | — | ns |

5. Package information

5.1. QFN package outline dimensions

Figure 5-1. QFN package outline




Table 5-1. QFN package dimensions

| Symbol | QFN28 | | | QFN32 | | |
|--------|-------|-------|------|-------|-------|------|
| | Min | Typ | Max | Min | Typ | Max |
| A | 0.8 | 0.85 | 0.9 | 0.8 | 0.85 | 0.9 |
| A1 | 0 | 0.035 | 0.05 | 0 | 0.035 | 0.05 |
| A2 | - | 0.65 | 0.67 | - | 0.65 | 0.67 |
| A3 | - | 0.203 | - | - | 0.203 | - |
| D | - | 4.0 | - | - | 5.0 | - |
| E | - | 4.0 | - | - | 5.0 | - |
| D1 | 2.7 | 2.8 | 2.9 | 3.4 | 3.5 | 3.6 |
| E1 | 2.7 | 2.8 | 2.9 | 3.4 | 3.5 | 3.6 |
| L | 0.25 | 0.35 | 0.45 | 0.3 | 0.4 | 0.5 |
| e | 0.4 | | | 0.5 | | |
| b | 0.15 | 0.2 | 0.25 | 0.2 | 0.25 | 0.3 |

(Original dimensions are in millimeters)

5.2. LQFP package outline dimensions

Figure 5-2. LQFP package outline




Table 5-2. LQFP package dimensions

| Symbol | LQFP48 | | | LQFP64 | | |
|------------|--------|------|------|--------|-------|------|
| | Min | Typ | Max | Min | Typ | Max |
| A | - | - | 1.20 | - | - | 1.60 |
| A1 | 0.05 | - | 0.15 | 0.05 | - | 0.15 |
| A2 | 0.95 | 1.00 | 1.05 | 1.35 | 1.40 | 1.45 |
| D | - | 9.00 | - | - | 12.00 | - |
| D1 | - | 7.00 | - | - | 10.00 | - |
| E | - | 9.00 | - | - | 12.00 | - |
| E1 | - | 7.00 | - | - | 10.00 | - |
| R1 | 0.08 | - | - | 0.08 | - | - |
| R2 | 0.08 | - | 0.20 | 0.08 | - | 0.20 |
| θ | 0° | 3.5° | 7° | 0° | 3.5° | 7° |
| $\theta 1$ | 0° | - | - | 0° | - | - |
| $\theta 2$ | 11° | 12° | 13° | 11° | 12° | 13° |
| $\theta 3$ | 11° | 12° | 13° | 11° | 12° | 13° |
| c | 0.09 | - | 0.20 | 0.09 | - | 0.20 |
| L | 0.45 | 0.60 | 0.75 | 0.45 | 0.60 | 0.75 |
| L1 | - | 1.00 | - | - | 1.00 | - |
| S | 0.20 | - | - | 0.20 | - | - |
| b | 0.17 | 0.22 | 0.27 | 0.17 | 0.20 | 0.27 |
| e | - | 0.50 | - | - | 0.50 | - |
| D2 | - | 5.50 | - | - | 7.50 | - |
| E2 | - | 5.50 | - | - | 7.50 | - |
| aaa | 0.20 | | | 0.20 | | |
| bbb | 0.20 | | | 0.20 | | |
| ccc | 0.08 | | | 0.08 | | |

(Original dimensions are in millimeters)

6. Ordering information

Table 6-1. Part ordering code for GD32F150xx devices

| Ordering code | Flash (KB) | Package | Package type | Temperature operating range |
|---------------|------------|---------|--------------|------------------------------|
| GD32F150G4U6 | 16 | QFN28 | Green | Industrial -40°C to +85°C |
| GD32F150G6U6 | 32 | QFN28 | Green | Industrial -40°C to +85°C |
| GD32F150G8U6 | 64 | QFN28 | Green | Industrial -40°C to +85°C |
| GD32F150K4U6 | 16 | QFN32 | Green | Industrial -40°C to +85°C |
| GD32F150K6U6 | 32 | QFN32 | Green | Industrial -40°C to +85°C |
| GD32F150K8U6 | 64 | QFN32 | Green | Industrial -40°C to +85°C |
| GD32F150C4T6 | 16 | LQFP48 | Green | Industrial -40°C to +85°C |
| GD32F150C6T6 | 32 | LQFP48 | Green | Industrial -40°C to +85°C |
| GD32F150C8T6 | 64 | LQFP48 | Green | Industrial -40°C to +85°C |
| GD32F150R4T6 | 16 | LQFP64 | Green | Industrial -40°C to +85°C |
| GD32F150R6T6 | 32 | LQFP64 | Green | Industrial -40°C to +85°C |
| GD32F150R8T6 | 64 | LQFP64 | Green | Industrial -40°C to +85°C |

7. Revision history

Table 7-1. Revision history

| Revision No. | Description | Date |
|--------------|---|--------------|
| 1.0 | 1. Initial Release | Mar.8, 2014 |
| 1.1 | 1. Package data updated in Table 5-1. QFN package dimensions and Table 6-1. Part ordering code for GD32F150xx devices . | Jun.18, 2014 |
| 2.1 | 1. Characteristics values updated in Table 4-3. Power consumption characteristics . | Oct.20, 2014 |
| 3.0 | 1. Adapt To New Name Convention. | Jan.24, 2018 |
| 3.1 | 1. Modify formats and descriptions. | Nov.21, 2019 |
| 3.2 | 1. Table 4-3 update, refers to Table 4-3. Power consumption characteristics . | |

Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as its suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.