# DDR4 SDRAM Load Reduced DIMM Based on 16Gb J-die 

HMAT14JWRLB126N<br>HMAT14JWRLB189N<br>HMAT14JXSLB126N<br>HMAT14JXSLB189N

*SK hynix reserves the right to change products or specifications without notice.

## Revision History

| Revision No. | History | Draft Date | Remark |
| :---: | :---: | :---: | :---: |
| 0.1 | Initial Release | Jul.2020 |  |
| 0.2 | Change 3DS Refresh Specification <br> Correct Ordering Information (Component Part Number) <br> Correct Module Dimensions | Oct.2020 |  |
| 1.0 | Define IDD/IPP Specification | Nov.2020 |  |

## Description

SK hynix Load Reduced DDR4 SDRAM DIMMs are low power, high-speed operation memory modules that use DDR4 SDRAM devices. These Load Reduced DIMMs are intended for use as main memory when installed in systems such as servers and workstations.

## Features

- 288 pin Load Reduced DDR4 DRAM Dual In-LIne Memory Modules
- Buffer performance by LRDIMM presenting less load to system
- Compatible with RDIMM systems with appropriate BIOS change
- Power Supply: VDD=1.2V (1.14V to 1.26 V )
- $\mathrm{VDDQ}=1.2 \mathrm{~V}(1.14 \mathrm{~V}$ to 1.26 V$)$
- $\mathrm{VPP}=2.5 \mathrm{~V}(2.375 \mathrm{~V}$ to 2.75 V$)$
- VDDSPD=2.25V to 2.75 V
- Functionality and operations comply with the DDR4 SDRAM/3DS SDRAM datasheet
- 16 internal banks
- Bank Grouping is applied, and CAS to CAS latency (tCCD_L, tCCD_S) for the banks in the same or different bank group accesses are available
- Data transfer rates: PC4-3200, PC4-2933
- Bi-Directional Differential Data Strobe
- 8 bit pre-fetch
- Burst Length (BL) switch on-the-fly BL8 or BC4(Burst Chop)
- Supports ECC error correction and detection
- On-Die Termination (ODT)
- Temperature sensor with integrated SPD
- This product is in compliance with the RoHS directive.


## Ordering Information

| Part Number | Density | Organization | Component Composition | \# of <br> ranks |
| :--- | :---: | :---: | :---: | :---: |
| HMAT14JWRLB126N | $256 G B$ | $32 G x 72$ | TSV 4Hi 16Gx4(H5AG64JWRDX042N)*36 | 8 |
| HMAT14JWRLB189N | $256 G B$ | $32 G x 72$ | TSV 4Hi 16Gx4(H5AG64JWRDX042N)*36 | 8 |
| HMAT14JXSLB126N | $256 G B$ | $32 G x 72$ | TSV 4Hi 16Gx4(H5AG64JXSDX042N)*36 | 8 |
| HMAT14JXSLB189N | $256 G B$ | $32 G x 72$ | TSV 4Hi 16Gx4(H5AG64JXSDX042N)*36 | 8 |

## Key Parameters

| MT/s | Grade | tCK <br> (ns) | CAS <br> Latency <br> (tCK) | tRCD <br> (ns) | tRP <br> (ns) | tRAS <br> (ns) | tRC <br> (ns) | CL-tRCD-tRP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDR4-2933 | $-W R$ | 0.682 | 24 | 14.32 | 14.32 | 32 | 46.32 | $24-21-21$ |
| DDR4-3200 | -XS | 0.625 | 26 | 13.75 | 13.75 | 32 | 47.00 | $26-22-22$ |

*SK hynix DRAM devices support optional downbinning to CL24 and CL26. SPD setting is program

## Address Table

|  |  | 256GB(8Rx4) |
| :--- | :--- | :---: |
| Rank Address | CS0, CS1 |  |
| Chip ID | \# of Bank Groups | C0, C1 |
| Bank Address | BG Address | 4 |
|  | Bank Address in a BG | $\mathrm{BA} 0 \sim \mathrm{BA} 1$ |
| Row Address |  | $\mathrm{A} 0 \sim \mathrm{~A} 17$ |
| Column Address | $\mathrm{A} 0 \sim \mathrm{~A} 9$ |  |
| Page size | 512 B |  |

## Pin Descriptions

| Pin Name | Description | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| A0-A17 ${ }^{1}$ | SDRAM address bus | SCL | $\mathrm{I}^{2} \mathrm{C}$ serial bus clock for SPD-TSE |
| BAO, BA1 | SDRAM bank select | SDA | $\mathrm{I}^{2} \mathrm{C}$ serial data line for SPD-TSE |
| BG0, BG1 | SDRAM bank group select | SAO-SA2 | $\mathrm{I}^{2} \mathrm{C}$ slave address select for SPD-TSE |
| RAS_n ${ }^{2}$ | SDRAM row address strobe input | PAR | SDRAM parity input |
| CAS_n ${ }^{3}$ | SDRAM column address strobe input | VDD | SDRAM core power supply |
| WE_n ${ }^{4}$ | SDRAM write enable input |  |  |
| $\begin{aligned} & \text { CS0_n, CS1_n, } \\ & \text { CS2_n, CS3_n } \end{aligned}$ | DIMM Rank Select Lines input | C0, C1, C2 | Chip ID lines for 3DS SDRAMs |
| CKE0, CEK1 | SDRAM clock enable lines input | VREFCA | SDRAM command/address reference supply |
| ODTO, ODT1 | SDRAM on-die termination control lines input | VSS | Power supply return (ground) |
| ACT_n | SDRAM activate | VDDSPD | Serial SPD-TSE positive power supply |
| DQ0-DQ63 | DIMM memory data bus | ALERT_n | SDRAM alert_n |
| CB0-CB7 | DIMM ECC check bits | VPP | SDRAM Supply |
| $\begin{aligned} & \text { TDQS9_t-TDQS17_t } \\ & \text { TDQS9_c-TDQS17_c } \end{aligned}$ | Dummy loads. Not used on LRDIMMs |  |  |
| DQS0_t-DQS17_t | SDRAM data strobes (positive line of differential pair) | 12 V | Optional power Supply on socket but not used on LRDIMM |
| DQSO_c-DQS17_c | SDRAM data strobes (negative line of differential pair) | RESET_n | Set DRAMs to a Known State |
| DBIO_n-DBI8_n | Data Bus Inversion. Not used on LRDIMMs | EVENT_n | SPD-TSE signals a thermal event has occurred |
| DM0_n-DM8_n | Data Mask. Not used on LRDIMMs |  |  |
| CK0_t, CK1_t | SDRAM clocks input (positive line of differential pair) | VTT | SDRAM I/O termination supply |
| CK0_c, CK1_c | SDRAM clocksinput (negative line of differential pair) | RFU | Reserved for future use |

1. Address A17 is only valid for 16 Gbx 4 based SDRAMs.
2. RAS_n is a multiplexed function with A16.
3. CAS_n is a multiplexed function with A15.
4. WE_n is a multiplexed function with A14.

## Input/Output Functional Descriptions

| Symbol | Type | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { CKO_t, CKO_c, } \\ & \text { CK1_t, CK1_c } \end{aligned}$ | Input | Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c. |
| CKE0, CKE1 | Input | Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and device input buffers and output drivers. Taking CKE LOW provides Precharge PowerDown and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for Self-Refresh exit. After VREFCA and Internal DQ Vref have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK_t, CK_c, ODT and CKE, are disabled during power-down. Input buffer, excluding CKE, are disabled during Self-Refresh. |
| $\begin{aligned} & \text { CSO_n, CS1_n, } \\ & \text { CS2_n, CS3_n } \end{aligned}$ | Input | Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection. CS_n is considered part of the command code. |
| C0, C1, C2 | Input | Chip ID: Chip ID is only used for 3DS for 2,4,8 high stack via TSV to select each slice of stacked component. Chip ID is considered part of the command code. |
| ODT0, ODT1 | Input | On-Die Termination: ODT (registered HIGH) enables RTT_NOM termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS_t, DQS_c and DM_n/DBI_n signal. The ODT pin will be ignored if MR1 is programmed to disable RTT_NOM. |
| ACT_n | Input | Activation Command Input: ACT_n defines the Activation command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15, and WE_n/A14 will be considered as Row Address A16, A15, and A14. |
| RAS_n/A16, CAS_n/A15, WE_n/A14 | Input | Command Inputs: RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n) define the command being entered. These pins are multi-function. For example, for activation with ACT_n Low, the pins are Addresses A16, A15, and A14 but for non-activation commands with ACT_n High, these are Command pins for Read, Write, and other commands defined in the command truth table. |
| BG0-BG1 | Input | Bank Group Inputs: BGO-BG1 define to which bank group an Active, Read, Write or Precharge command is being applied. BGO also detemines which mode register is to be accessed during a MRS cycle. |
| BAO-BA1 | Input | Bank Address Inputs: BAO - BA1 define to which bank an Active, Read, Write, or Precharge command is being applied. Bank address also determines which mode register is to be is to be accessed during a MRS cycle. |
| A0-A17 | Input | Address Inputs: Provide the row address for ACTIVATE Commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15, and WE_n/A14 have additional functions. See other rows. The address inputs also provide the op-code during Mode Register Set commands. A17 is only defined for $16 \mathrm{~Gb} \times 4$ SDRAM configurations. |


| Symbol | Type |  |
| :---: | :---: | :--- |
| A10 / AP | Input | Auto-precharge: A10 is sampled during Read/Write commands to determine whether <br> Autoprecharge should be performed to the accessed bank after the Read/Write <br> operation. (HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a <br> Precharge command to determine whether the Precharge applies to one bank (A10 <br> LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is <br> selected by bank addresses. |
| A12 / BC_n | Input | Burst Chop: A12 / BC_n is sampled during Read and Write commands to determine if <br> burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). <br> See command truth table for details. |
| RESET_n | CMOS <br> Input | Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive <br> when RESET_n is HIGH. RESET_n must be HIGH during normal operation. |
| VQ | Input/ <br> Output | Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register, then <br> CRC code is added at the end of Data Burst. Any DQ from DQ0-DQ3 may indicate the <br> internal Vref level during test via Mode Register Setting MR4 A4=High. Refer to vendor <br> specific data sheets to determine which DQ is used. |
| VTT | Supply | Supply |


| Symbol | Type | Function |
| :---: | :---: | :--- |
| VDDSPD | Supply | Power supply used to power the I2C bus on the SPD-TSE and register. |
| $\mathrm{V}_{\text {REFCA }}$ | Supply | Reference voltage for CA |
| 12 V | Supply | 12V supply not used on LRDIMMs |

Note: For PC4, VDD is 1.2 V . For PC4L, VDD is TBD.

## Pin Assignments

| Pin | Front Side Pin Label | Pin | Back Side Pin Label | Pin | Front Side Pin Label | Pin | Back Side Pin Label |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | NC | 145 | NC | 74 | CKO_t | 218 | CK1_t |
| 2 | VSS | 146 | VREFCA | 75 | CKO_c | 219 | CK1_c |
| 3 | DQ4 | 147 | VSS | 76 | VDD | 220 | VDD |
| 4 | VSS | 148 | DQ5 | 77 | VTT | 221 | VTT |
| 5 | DQ0 | 149 | VSS | KEY |  |  |  |
| 6 | VSS | 150 | DQ1 |  |  |  |  |
| 7 | DQS9_t | 151 | VSS | 78 | EVENT_n | 222 | PARITY |
| 8 | DQS9_C | 152 | DQS0_c | 79 | AO | 223 | VDD |
| 9 | VSS | 153 | DQS0_t | 80 | VDD | 224 | BA1 |
| 10 | DQ6 | 154 | VSS | 81 | BAO | 225 | A10/AP |
| 11 | VSS | 155 | DQ7 | 82 | RAS_n/A16 | 226 | VDD |
| 12 | DQ2 | 156 | VSS | 83 | VDD | 227 | RFU |
| 13 | VSS | 157 | DQ3 | 84 | CSO_n | 228 | WE_n/A14 |
| 14 | DQ12 | 158 | VSS | 85 | VDD | 229 | VDD |
| 15 | VSS | 159 | DQ13 | 86 | CAS_n/A15 | 230 | NC |
| 16 | DQ8 | 160 | VSS | 87 | ODT0 | 231 | VDD |
| 17 | VSS | 161 | DQ9 | 88 | VDD | 232 | A13 |
| 18 | DQS10_t | 162 | VSS | 89 | CS1_n | 233 | VDD |
| 19 | DQS10_c | 163 | DQS1_c | 90 | VDD | 234 | A17 |
| 20 | VSS | 164 | DQS1_t | 91 | ODT1 | 235 | C2 |
| 21 | DQ14 | 165 | VSS | 92 | VDD | 236 | VDD |
| 22 | VSS | 166 | DQ15 | 93 | C0, CS2_n | 237 | CS3_n, C1 |
| 23 | DQ10 | 167 | VSS | 94 | VSS | 238 | SA2 |
| 24 | VSS | 168 | DQ11 | 95 | DQ36 | 239 | VSS |
| 25 | DQ20 | 169 | VSS | 96 | VSS | 240 | DQ37 |
| 26 | VSS | 170 | DQ21 | 97 | DQ32 | 241 | VSS |
| 27 | DQ16 | 171 | VSS | 98 | VSS | 242 | DQ33 |
| 28 | VSS | 172 | DQ17 | 99 | DQS13_t | 243 | VSS |
| 29 | DQS11_t | 173 | VSS | 100 | DQS13_C | 244 | DQS4_C |
| 30 | DQS11_c | 174 | DQS2_c | 101 | VSS | 245 | DQS4_t |
| 31 | VSS | 175 | DQS2_t | 102 | DQ38 | 246 | VSS |
| 32 | DQ22 | 176 | VSS | 103 | VSS | 247 | DQ39 |
| 33 | VSS | 177 | DQ23 | 104 | DQ34 | 248 | VSS |
| 34 | DQ18 | 178 | VSS | 105 | VSS | 249 | DQ35 |
| 35 | VSS | 179 | DQ19 | 106 | DQ44 | 250 | VSS |
| 36 | DQ28 | 180 | VSS | 107 | VSS | 251 | DQ45 |
| 37 | VSS | 181 | DQ29 | 108 | DQ40 | 252 | VSS |
| 38 | DQ24 | 182 | VSS | 109 | VSS | 253 | DQ41 |


| Pin | Front Side Pin Label | Pin | Back Side <br> Pin Label | Pin | Front Side Pin Label | Pin | Back Side Pin Label |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 39 | VSS | 183 | DQ25 | 110 | DQS14_t | 254 | VSS |
| 40 | DQS12_t | 184 | VSS | 111 | DQS14_C | 255 | DQS5_C |
| 41 | DQS12_C | 185 | DQS3_C | 112 | VSS | 256 | DQS5_t |
| 42 | VSS | 186 | DQS3_t | 113 | DQ46 | 257 | VSS |
| 43 | DQ30 | 187 | VSS | 114 | VSS | 258 | DQ47 |
| 44 | VSS | 188 | DQ31 | 115 | DQ42 | 259 | VSS |
| 45 | DQ26 | 189 | VSS | 116 | VSS | 260 | DQ43 |
| 46 | VSS | 190 | DQ27 | 117 | DQ52 | 261 | VSS |
| 47 | CB4 | 191 | VSS | 118 | VSS | 262 | DQ53 |
| 48 | VSS | 192 | CB5 | 119 | DQ48 | 263 | VSS |
| 49 | CB0 | 193 | VSS | 120 | VSS | 264 | DQ49 |
| 50 | VSS | 194 | CB1 | 121 | DQS15_t | 265 | VSS |
| 51 | DQS17_t | 195 | VSS | 122 | DQS15_C | 266 | DQS6_c |
| 52 | DQS17_c | 196 | DQS8_c | 123 | VSS | 267 | DQS6_t |
| 53 | VSS | 197 | DQS8_t | 124 | DQ54 | 268 | VSS |
| 54 | CB6 | 198 | VSS | 125 | VSS | 269 | DQ55 |
| 55 | VSS | 199 | CB7 | 126 | DQ50 | 270 | VSS |
| 56 | CB2 | 200 | VSS | 127 | VSS | 271 | DQ51 |
| 57 | VSS | 201 | CB3 | 128 | DQ60 | 272 | VSS |
| 58 | RESET_n | 202 | VSS | 129 | VSS | 273 | DQ61 |
| 59 | VDD | 203 | CKE1 | 130 | DQ56 | 274 | VSS |
| 60 | CKEO | 204 | VDD | 131 | VSS | 275 | DQ57 |
| 61 | VDD | 205 | RFU | 132 | DQS16_t | 276 | VSS |
| 62 | ACT_n | 206 | VDD | 133 | DQS16_C | 277 | DQS7_c |
| 63 | BGO | 207 | BG1 | 134 | VSS | 278 | DQS7_t |
| 64 | VDD | 208 | ALERT_n | 135 | DQ62 | 279 | VSS |
| 65 | A12/BC_n | 209 | VDD | 136 | VSS | 280 | DQ63 |
| 66 | A9 | 210 | A11 | 137 | DQ58 | 281 | VSS |
| 67 | VDD | 211 | A7 | 138 | VSS | 282 | DQ59 |
| 68 | A8 | 213 | VDD | 139 | SA0 | 283 | VSS |
| 69 | A6 | 214 | A5 | 140 | SA1 | 284 | VDDSPD |
| 70 | VDD | 215 | A4 | 141 | SCL | 285 | SDA |
| 71 | A3 | 215 | VDD | 142 | VPP | 286 | VPP |
| 72 | A1 | 216 | A2 | 143 | VPP | 287 | VPP |
| 73 | VDD | 217 | VDD | 144 | RFU | 288 | VPP |

## Functional Block Diagram

## 256GB, 32Gx72 Module(2Rank of $\times 4$ ) - page1




Note 1: CKO_t, CKO_c terminated with $120 \Omega \pm 5 \%$ resistor.
Note 2: CK1_t, CK1_c terminated with $120 \Omega \pm 5 \%$ resistor but not used.
Note 3: Unless otherwise noted resistors are $22 \Omega \pm 5 \%$.

## 256GB, 32Gx72 Module(2Rank of x4) - page2



Note 1: ZQ resistors are $240 \Omega \pm 1 \%$. For all other resistor values refer to the appropriate wiring diagram.
Note 2: See the Net Structure diagrams for all resistors associated with the command, address and control bus.
Note 3: TEN pin of SDRAMs is tied to VSS.

## 256GB, 32Gx72 Module(2Rank of x4) - page3



Note 1: ZQ resistors are $240 \Omega \pm 1 \%$. For all other resistor values refer to the appropriate wiring diagram.
Note 2: See the Net Structure diagrams for all resistors associated with the command, address and control bus.
Note 3: TEN pin of SDRAMs is tied to VSS.
Note 4: VDDSPD is also applied to the register. VDD is also applied to the register and the data buffers.

## Absolute Maximum Ratings

## Absolute Maximum DC Ratings

## Absolute Maximum DC Ratings

| Symbol | Parameter | Rating | Units | NOTE |
| :---: | :--- | :---: | :---: | :---: |
| VDD | Voltage on VDD pin relative to Vss | $-0.3 \sim 1.5$ | V | 1,3 |
| VDDQ | Voltage on VDDQ pin relative to Vss | $-0.3 \sim 1.5$ | V | 1,3 |
| VPP | Voltage on VPP pin relative to Vss | $-0.3 \sim 3.0$ | V | 4 |
| $\mathrm{~V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | Voltage on any pin except VREFCA relative to Vss | $-0.3 \sim 1.5$ | V | $1,3,5$ |
| $\mathrm{~T}_{\text {STG }}$ | Storage Temperature | -55 to +100 | ${ }^{\circ} \mathrm{C}$ | 1,2 |

## NOTE:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
3. VDD and VDDQ must be within 300 mV of each other at all times;and VREFCA must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV ; VREFCA may be equal to or less than 300 mV
4. VPP must be equal or greater than VDD/VDDQ at all times
5. Overshoot area above 1.5 V is specified in DDR4 Device Operation.

## DRAM Component Operating Temperature Range Temperature Range

| Symbol | Parameter | Rating | Units | Notes |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{OPER}}$ | Normal Operating Temperature Range | 0 to 85 | ${ }^{\circ} \mathrm{C}$ | 1,2 |
|  | Extended Temperature Range | 85 to 95 | ${ }^{\circ} \mathrm{C}$ | 1,3 |

## NOTE:

1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM. For measure-ment conditions, please refer to the JEDEC document JESD51-2.
2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between $0-85^{\circ} \mathrm{C}$ under all operating conditions.
3. Some applications require operation of the DRAM in the Extended Temperature Range between $85^{\circ} \mathrm{C}$ and $95^{\circ} \mathrm{C}$ case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
a. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to $3.9 \mu \mathrm{~s}$. It is also possible to specify a component with 1 X refresh (tREFI to $7.8 \mu \mathrm{~s}$ ) in the Extended Temperature Range. Please refer to the DIMM SPD for option availability
b. If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = Ob and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 = 1b).

## AC \& DC Operating Conditions

## Recommended DC Operating Conditions

Recommended DC Operating Conditions

| Symbol | Parameter | Rating |  |  | Unit | NOTE |
| :---: | :---: | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |
| VDD | Supply Voltage | 1.14 | 1.2 | 1.26 | V | $1,2,3$ |
| VDDQ | Supply Voltage for Output | 1.14 | 1.2 | 1.26 | V | $1,2,3$ |
| VPP | Supply Voltage for DRAM Activating | 2.375 | 2.5 | 2.75 | V | 3 |

NOTE:

1. Under all conditions VDDQ must be less than or equal to VDD.
2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
3. DC bandwidth is limited to 20 MHz .

## AC \& DC Input Measurement Levels

## AC \& DC Logic input levels for single-ended signals

Single-ended AC \& DC input levels for Command and Address

| Symbol | Parameter | $\begin{gathered} \hline \text { DDR4-1600/1866/2133/ } \\ 2400 \end{gathered}$ |  | DDR4-2666/2933/3200 |  | Un it | $\begin{gathered} \text { NO } \\ \text { TE } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{V}_{\mathrm{IH.CA}}(\mathrm{DC75})$ | DC input logic high | $\mathrm{V}_{\text {REFCA }}+0.075$ | VDD | - | - | V |  |
| $\mathrm{V}_{\text {IL.CA }}(\mathrm{DC75})$ | DC input logic low | VSS | $\mathrm{V}_{\text {REFCA }}-0.075$ | - | - | V |  |
| $\mathrm{V}_{\mathrm{IH} . \mathrm{CA}}(\mathrm{DC65})$ | DC input logic high | - | - | $\mathrm{V}_{\text {REFCA }}+0.065$ | VDD | V |  |
| $\mathrm{V}_{\text {IL.CA }}(\mathrm{DC65})$ | DC input logic low | - | - | Note 2 | $\mathrm{V}_{\text {REF }}-0.09$ | V |  |
| $\mathrm{V}_{\mathrm{IH} . \mathrm{CA}}(\mathrm{AC100})$ | AC input logic high | $\mathrm{V}_{\text {REF }}+0.1$ | Note 2 | - | - | V | 1 |
| $\mathrm{V}_{\text {IL.CA }}(\mathrm{AC100)}$ | AC input logic low | Note 2 | $\mathrm{V}_{\text {REF }}-0.1$ | - | - | V | 1 |
| $\mathrm{V}_{\text {IH.CA }}(\mathrm{AC90})$ | AC input logic high | - | - | $\mathrm{V}_{\text {REF }}+0.09$ | Note 2 | V | 1 |
| $\mathrm{V}_{\text {IL.CA }}$ (AC90) | AC input logic low | - | - | Note 2 | $\mathrm{V}_{\text {REF }}-0.09$ | V | 1 |
| $\mathrm{V}_{\text {REFCA }}(\mathrm{DC})$ | Reference Voltage for ADD, CMD inputs | 0.49*VDD | 0.51*VDD | 0.49*VDD | 0.51*VDD | V | 2,3 |

## NOTE:

1. See "Overshoot and Undershoot Specifications" on serction 8.3.
2. The AC peak noise on VREFCA may not allow VREFCA to deviate from VREFCA(DC) by more than $\pm 1 \%$ VDD (for reference : approx. $\pm 12 \mathrm{mV}$ )
3. For reference : approx. VDD/2 $\pm 12 \mathrm{mV}$

## AC and DC Input Measurement Levels: $\mathbf{V}_{\text {REF }}$ Tolerances

The DC-tolerance limits and ac-noise limits for the reference voltages $\mathrm{V}_{\text {REFCA }}$ is illustrated in Figure below. It shows a valid reference voltage $\mathrm{V}_{\text {REF }}(\mathrm{t})$ as a function of time. ( $\mathrm{V}_{\text {REF }}$ stands for $\mathrm{V}_{\text {REFCA }}$ ).
$V_{R E F}(D C)$ is the linear average of $V_{R E F}(t)$ over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirement in Table $X$. Furthermore $\mathrm{V}_{\text {REF }}(\mathrm{t})$ may temporarily deviate from $\mathrm{V}_{\mathrm{REF}}(\mathrm{DC})$ by no more than $\pm 1 \% V_{D D}$.


## Illustration of $\mathbf{V}_{\text {REF }}(\mathrm{DC})$ tolerance and $\mathbf{V}_{\text {REF }} \mathbf{A C}$-noise limits

The voltage levels for setup and hold time measurements $\mathrm{V}_{\mathrm{IH}}(\mathrm{AC}), \mathrm{V}_{\mathrm{IH}}(\mathrm{DC}), \mathrm{V}_{\mathrm{IL}}(\mathrm{AC})$ and $\mathrm{V}_{\mathrm{IL}}(\mathrm{DC})$ are dependent on $V_{\text {REF }}$.
" $\mathrm{V}_{\text {REF }}$ " shall be understood as $\mathrm{V}_{\text {REF }}(\mathrm{DC})$, as defined in Figure above.

This clarifies, that DC-variations of $\mathrm{V}_{\text {REF }}$ affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for $\mathrm{V}_{\text {REF }}(\mathrm{DC})$ deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with $\mathrm{V}_{\text {REF }}$ AC-noise. Timing and voltage effects due to AC -noise on $\mathrm{V}_{\text {REF }}$ up to the specified limit $\left(+/-1 \%\right.$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ are included in DRAM timings and their associated deratings.

## AC and DC Logic Input Levels for Differential Signals Differential signal definition



NOTE:

1. Differential signal rising edge from VIL.DIFF.MAX to VIH.DIFF.MIN must be monotonic slope.
2. Differential signal falling edge from VIH.DIFF.MIN to VIL.DIFF.MAX must be monotonic slope.

Definition of differential ac-swing and "time above ac-level" $t_{\text {DVAC }}$

## Differential swing requirements for clock (CK_t - CK_c)

## Differential AC and DC Input Levels

| Symbol | Parameter | $\begin{array}{\|c\|} \hline \text { DDR4 - } \\ 1600,1866,21 \\ 33 \\ \hline \end{array}$ |  | DDR4 -2400 |  | DDR4-2666 |  | DDR4-2933 |  | DDR4 -3200 |  | un <br> it | $\begin{gathered} \text { NO } \\ \text { TE } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | max | min | max | min | max | min | max | min | max |  |  |
| $\mathrm{V}_{\mathrm{IHdiff}}$ | differential input high | +0.150 | NOTE 3 | +0.135 | NOTE3 | +0.135 | NOTE3 | +0.125 | NOTE3 | +0.110 | NOTE3 | V | 1 |
| $\mathrm{V}_{\text {ILdiff }}$ | differential input low | NOTE 3 | -0.150 | NOTE3 | -0.135 | NOTE 3 | -0.135 | NOTE3 | -0.125 | NOTE 3 | -0.110 | V | 1 |

## NOTE:

1. Used to define a differential signal slew-rate.
2. for CK_t - CK_c use $\mathrm{V}_{\mathrm{IH} . \mathrm{CA}} / \mathrm{V}_{\mathrm{IL} . C A}(\mathrm{AC})$ of ADD/CMD and $\mathrm{V}_{\text {REFCA }}$;
3. These values are not defined; however, the differential signals CK_t - CK_c, need to be within the respective limits ( $\mathrm{V}_{\text {IH.CA }}(\mathrm{DC})$ max, $\mathrm{V}_{\text {IL.CA }}(\mathrm{DC}) \mathrm{min}$ ) for single-ended signals as well as the limitations for overshoot and undershoot.

## Allowed time before ringback (tDVAC) for CK_t - CK_c

| Slew Rate [V/ns] | tDVAC [ps] @ \| $\mathbf{V}_{\mathbf{I H} / \text { Ldiff }}(\mathrm{AC}) \mid=200 \mathrm{mV}$ |  | tDVAC [ps] @ \| $\mathbf{V}_{\text {IH/Ldiff }}(\mathrm{AC}) \mid=$ TBDmV |  |
| :---: | :---: | :---: | :---: | :---: |
|  | min | max | min | max |
| > 4.0 | 120 | - | TBD | - |
| 4.0 | 115 | - | TBD | - |
| 3.0 | 110 | - | TBD | - |
| 2.0 | 105 | - | TBD | - |
| 1.8 | 100 | - | TBD | - |
| 1.6 | 95 | - | TBD | - |
| 1.4 | 90 | - | TBD | - |
| 1.2 | 85 | - | TBD | - |
| 1.0 | 80 | - | TBD | - |
| < 1.0 | 80 | - | TBD | - |

## Single-ended requirements for differential signals

Each individual component of a differential signal (CK_t, CK_c) has also to comply with certain requirements for single-ended signals.

CK_t and CK_c have to approximately reach VSEHmin / VSELmax (approximately equal to the ac-levels (VIH.CA(AC) / VIL.CA(AC) ) for ADD/CMD signals) in every half-cycle.

Note that the applicable ac-levels for ADD/CMD might be different per speed-bin etc. E.g., if Different value than VIH.CA(AC100)/VIL.CA(AC100) is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK_t and CK_c


Single-ended requirement for differential signals
Note that, while ADD/CMD signal requirements are with respect to VrefCA, the single-ended components of differential signals have a requirement with respect to VDD / 2; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSELmax, VSEHmin has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

## Single-ended levels for CK_t, CK_c

| Sym bol | Parameter | $\begin{gathered} \hline \text { DDR4-1600/ } \\ 1866 / 2133 \end{gathered}$ |  | DDR4-2400 |  | DDR4-2666 |  | DDR4-2933 |  | DDR4-3200 |  | $\begin{array}{\|c} \hline \mathbf{U} \\ \mathbf{n i} \\ \mathbf{t} \\ \hline \end{array}$ | $\begin{gathered} \text { NO } \\ \text { TE } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| $V_{\text {SEH }}$ | Single-ended high-level for CK_t, CK_c | $\begin{array}{\|c\|} \hline(\mathrm{VDD} / \\ 2) \\ +0.100 \end{array}$ | NOTE3 | $\begin{gathered} \hline \text { (VDD/ } \\ 2) \\ +0.095 \end{gathered}$ | NOTE3 | $\begin{gathered} \text { (VDD/ } \\ 2) \\ +0.095 \end{gathered}$ | NOTE3 | $\begin{gathered} \hline \text { (VDD/ } \\ 2) \\ +0.085 \end{gathered}$ | NOTE3 | $\begin{array}{\|c\|} \hline \text { (VDD/ } \\ 2) \\ +0.085 \end{array}$ | NOTE3 | V | 1,2 |
| $V_{\text {SEL }}$ | Single-ended low-level for CK_t, CK_c | NOTE3 | (VDD/ 2)0.100 | NOTE3 | (VDD/ 2)0.095 | NOTE3 | $\begin{gathered} \hline \text { (VDD/ } \\ 2)- \\ 0.095 \end{gathered}$ | NOTE3 | (VDD/ 2)0.085 | NOTE3 | $\begin{gathered} \hline \text { (VDD/ } \\ 2)- \\ 0.085 \end{gathered}$ | V | 1,2 |

## NOTE :

1. For CK_t - CK_c use $\mathrm{V}_{\text {IH.CA }} / V_{\text {IL.CA }}(A C)$ of ADD/CMD;
2. $V_{\text {IH }}(A C) / V_{\text {IL }}(A C)$ for ADD/CMD is based on $V_{\text {REFCA; }}$
3. These values are not defined, however the single-ended signals CK_t - CK_c need to be within the respective limits ( $\mathrm{V}_{\text {IH.CA }}(\mathrm{DC})$ max, $\mathrm{V}_{\text {IL.CA }}(\mathrm{DC}) \mathrm{min}$ ) for single-ended signals as well as the limitations for overshoot and undershoot.

## Address and Control Overshoot and Undershoot specifications

AC overshoot/ undershoot specification for Address, Command and Control pins

| Parameter | Specification |  |  |  |  |  |  | $\underset{\mathbf{t}}{\mathrm{Uni}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|c\|} \hline \text { DDR4- } \\ 1600 \end{array}$ | $\begin{gathered} \text { DDR4- } \\ 1866 \end{gathered}$ | $\begin{gathered} \text { DDR4- } \\ 2133 \end{gathered}$ | $\begin{gathered} \text { DDR4- } \\ 2400 \end{gathered}$ | $\begin{gathered} \text { DDR4- } \\ 2666 \end{gathered}$ | $\begin{gathered} \text { DDR4- } \\ 2933 \end{gathered}$ | $\begin{gathered} \text { DDR4- } \\ 3200 \end{gathered}$ |  |
| Maximum peak amplitude above VDD Absolute Max allowed for overshoot area | 0.06 |  |  |  | 0.06 |  |  | V |
| Delta value between VDD Absolute Max and VDD Max allowed for overshoot area | $V D D+0.24$ |  |  |  | VDD + 0.24 |  |  | V |
| Maximum peak amplitude allowed for undershoot area | 0.30 |  |  |  | 0.30 |  |  | V- |
| Maximum overshoot area per 1tCK Above Absolute Max | 0.0083 | 0.0071 | 0.0062 | 0.0055 | 0.0055 |  |  | V- |
| Maximum overshoot area per 1tCK Between Absolute Max | 0.2550 | 0.2185 | 0.1914 | 0.1699 | 0.1699 |  |  | V- |
| Maximum undershoot area per 1tCK Below VSS | 0.2644 | 0.2265 | 0.1984 | 0.1762 | 0.1762 |  |  | V- |
| (A0-A13,A17,BG0-BG1,BA0-BA1,ACT_n,RAS_n/A16,CAS_n/A15,WE_n/A14,CS_n,CKE,ODT,C2-C0) |  |  |  |  |  |  |  |  |



Address,Command and Control Overshoot and Undershoot Definition

## Clock Overshoot and Undershoot Specifications

## AC overshoot/undershoot specification for Clock

| Parameter | Specification |  |  |  |  |  |  | $\underset{\mathbf{t}}{\mathrm{Uni}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{\|c} \text { DDR4- } \\ 1600 \end{array}$ | $\begin{array}{\|c} \text { DDR4- } \\ 1866 \end{array}$ | $\begin{array}{\|c} \hline \text { DDR4- } \\ 2133 \\ \hline \end{array}$ | $\begin{gathered} \text { DDR4- } \\ 2400 \end{gathered}$ | $\begin{array}{\|c} \hline \text { DDR4- } \\ \hline 2666 \end{array}$ | $\begin{gathered} \text { DDR4- } \\ 2933 \end{gathered}$ | $\begin{aligned} & \text { DDR4- } \\ & 3200 \end{aligned}$ |  |
| Maximum peak amplitude above VDD Absolute Max allowed for overshoot area | 0.06 |  |  |  | 0.06 |  |  | V |
| Delta value between VDD Absolute Max and VDD Max allowed for overshoot area | $V \mathrm{VD}+0.24$ |  |  |  | VDD + 0.24 |  |  | V |
| Maximum peak amplitude allowed for undershoot area | 0.30 |  |  |  | 0.30 |  |  | V |
| Maximum overshoot area per 1UI Above Absolute Max | 0.0038 | 0.0032 | 0.0028 | 0.0025 | 0.0025 |  |  | V- |
| Maximum overshoot area per 1UI Between Absolute Max | 0.1125 | 0.0964 | 0.0844 | 0.0750 | 0.0750 |  |  | V- |
| Maximum undershoot area per 1UI Below VSS | 0.1144 | 0.0980 | 0.0858 | 0.0762 | 0.0762 |  |  | V- |
| (CK_t, Ck_c) |  |  |  |  |  |  |  |  |



Clock Overshoot and Undershoot Definition

## Data, Strobe and Mask Overshoot and Undershoot Specifications

 AC overshoot/ undershoot specification for Data, Strobe and Mask| Parameter | Specification |  |  |  |  | Uni |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DDR4- <br> $\mathbf{1 6 0 0}$ | DDR4- <br> $\mathbf{1 8 6 6}$ | DDR4- <br> $\mathbf{2 1 3 3}$ | DDR4- <br> $\mathbf{2 4 0 0}$ | DDR4- <br> $\mathbf{2 6 6 6}$ | DDR4- <br> $\mathbf{2 9 3 3}$ | DDR4- <br> $\mathbf{3 2 0 0}$ |
| $\mathbf{t}$ |  |  |  |  |  |  |  |$|$| V |
| :--- |



## Slew Rate Definitions <br> Slew Rate Definitions for Differential Input Signals (CK)

Input slew rate for differential signals (CK_t, CK_c) are defined and measured as shown in Table and Figure below.

## Differential Input Slew Rate Definition

| Description |  |  | Defined by |
| :---: | :---: | :---: | :---: |
|  | from | to |  |
| Differential input slew rate for rising edge(CK_t - CK_c) | $\mathrm{V}_{\text {ILdiffmax }}$ | $\mathrm{V}_{\text {IHdiffmin }}$ | $\left[\mathrm{V}_{\text {IHdiffmin - }} \mathrm{V}_{\text {ILdiffmax }}\right] / \text { diff }$ |
| Differential input slew rate for falling edge(CK_t - CK_c) | $\mathrm{V}_{\text {IHdiffmin }}$ | $V_{\text {ILdiffmax }}$ | $\left[\mathrm{V}_{\text {IHdiffmin - }} \mathrm{V}_{\text {ILdiffmax }}\right] / \text { diff }$ |
| NOTE: The differential signal (i,e.,CK_t - CK_c) must be linear between these thresholds. |  |  |  |



Differential Input Slew Rate Definition for CK_t, CK_c

## Slew Rate Definition for Single-ended Input Signals (CMD/ADD)



Single-ended Input Slew Rate definition for CMD and ADD
NOTE :

1. Single-ended input slew rate for rising edge $=\{\operatorname{VIHCA}(A C) M i n-\operatorname{VILCA}(D C) M a x ~\} ~ / ~ D e l t a ~ T R ~ s i n g l e ~$

2. Single-ended signal rising edge from VILCA(DC)Max to VIHCA(DC)Min must be monotonic slope.
3. Single-ended signal falling edge from VIHCA(DC)Min to VILCA(DC)Max must be monotonic slope

## Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock, each cross point voltage of differential input signals (CK_t, CK_c) must meet the requirements in Table. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the midlevel between of VDD and VSS.


Cross point voltage for differential input signals (CK)

| Symbol | Parameter | DDR4-1600/1866/2133/2400 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  | max |  |
| - | Area of VSEH, VSEL | $\left\lvert\, \begin{gathered} \text { VSEL }=< \\ \text { VDD } / 2-145 \mathrm{mV} \end{gathered}\right.$ | VDD/2 - $145 \mathrm{mV}=<$ VSEL=< VDD/ $2-100 \mathrm{mV}$ | $\begin{gathered} \text { VDD } / 2+100 \mathrm{mV} \\ =<\mathrm{VSEH}=< \\ \text { VDD } / 2+145 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \text { VDD/2 }+ \\ 145 \mathrm{mV}= \\ \text { VSEH } \end{gathered}$ |
| VIX(CK) | Differential Input Cross Point Voltage relative to VDD/2 for CK_t, CK_c | -120mV | - (VDD/2 VSEL) +25 mV | $\begin{gathered} (\mathrm{VSEH}-\mathrm{VDD} / 2) \\ -25 \mathrm{mV} \end{gathered}$ | 120 mV |


| Symbol | Parameter | DDR4-2666/2933/3200 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  | max |  |
| - | Area of VSEH, VSEL | $\left\lvert\, \begin{gathered} \text { VSEL }=< \\ \text { VDD } / 2-145 \mathrm{mV} \end{gathered}\right.$ | VDD/2 - $145 \mathrm{mV}=<$ VSEL $=<$ VDD/ $2-100 \mathrm{mV}$ | $\begin{aligned} & \text { VDD } / 2+100 \mathrm{mV} \\ & =<\mathrm{VSEH}=< \\ & \text { VDD } / 2+145 \mathrm{mV} \end{aligned}$ | $\begin{gathered} \text { VDD/2 }+ \\ 145 \mathrm{mV}=< \\ \text { VSEH } \end{gathered}$ |
| VIX(CK) | Differential Input Cross Point Voltage relative to VDD/2 for CK_t, CK_c | -110mV | - (VDD/2 - VSEL) + 30mV | $\begin{gathered} (\mathrm{VSEH}-\mathrm{VDD} / 2) \\ -30 \mathrm{mV} \end{gathered}$ | 110 mV |

## CMOS rail to rail Input Levels

## CMOS rail to rail Input Levels for RESET_n <br> CMOS rail to rail Input Levels for RESET_n

| Parameter | Symbol | Min | Max | Unit | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AC Input High Voltage | VIH(AC)_RESET | $0.8^{*}$ VDD | VDD | V | 6 |
| DC Input High Voltage | VIH(DC)_RESET | $0.7^{*}$ VDD | VDD | V | 2 |
| DC Input Low Voltage | VIL(DC)_RESET | VSS | $0.3^{*}$ VDD | V | 1 |
| AC Input Low Voltage | VIL(AC)_RESET | VSS | $0.2^{*}$ VDD | V | 7 |
| Rising time | TR_RESET | - | 1.0 | us | 4 |
| RESET pulse width | tPW_RESET | 1.0 | - | us | 3,5 |

NOTE :

1. After RESET_n is registered LOW, RESET_n level shall be maintained below VIL(DC)_RESET during tPW_RESET, otherwise, SDRAM may not be reset.
2. Once RESET_n is registered HIGH, RESET_n level must be maintained above VIH(DC)_RESET, otherwise, SDRAM operation will not be guaranteed until it is reset asserting RESET_n signal LOW.
3. RESET is destructive to data contents.
4. No slope reversal(ringback) requirement during its level transition from Low to High.
5. This definition is applied only "Reset Procedure at Power Stable".
6. Overshoot might occur. It should be limited by the Absolute Maximum DC Ratings.
7. Undershoot might occur. It should be limited by Absolute Maximum DC Ratings


RESET_n Input Slew Rate Definition

## AC and DC Logic Input Levels for DQS Signals <br> Differential signal definition



## Differential swing requirements for DQS (DQS_t - DQS_c)

## Differential AC and DC Input Levels for DQS

| Symbol | Parameter | DDR4-1600,1866,2133 |  | DDR4-2400 |  | DDR4-2666 |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| VIHDiffPeak | VIH.DIFF.Peak Voltage | 186 | Note2 | 160 | Note2 | 150 | Note2 | mV | 1 |
| VILDiffPeak | VIL.DIFF.Peak Voltage | Note2 | -186 | Note2 | -160 | Note2 | -150 | mV | 1 |


| Symbol | Parameter | DDR4-2933 |  | DDR4-3200 |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| VIHDiffPeak | VIH.DIFF.PeakVoltage | 145 | Note2 | 140 | Note2 | mV | 1 |
| VILDiffPeak | VIL.DIFF.Peak Voltage | Note2 | -145 | Note2 | -140 | mV | 1 |

NOTE :

1. Used to define a differential signal slew-rate.
2. These values are not defined; however, the differential signals DQS_t - DQS_c, need to be within the respective limits Overshoot, Undershoot Specification for single-ended signals.

## Peak voltage calculation method

The peak voltage of Differential DQS signals are calculated in a following equation.
VIH.DIFF.Peak Voltage $=\operatorname{Max}(f(t))$
VIL.DIFF.Peak Voltage $=\operatorname{Min}(f(t))$
f(t) = VDQS_t - VDQS_c

The $\operatorname{Max}(f(\mathrm{t}))$ or $\operatorname{Min}(\mathrm{f}(\mathrm{t}))$ used t o determine the midpoint which to reference the $+/-35 \%$ window of the exempt non-monotonic signaling shall be the samllest peak voltage observed in all ui's.


Definition of differential DQS Peak Voltage and rage of exempt non-monotonic signaling

## Differential Input Cross Point Voltage

To achieve tight RxMask input requirements as well as output skew parameters with respect to strobe, the cross point voltage of differential input signals (DQS_t, DQS_c) must meet the requirements in Tabel below. The differential input cross point voltage VIX_DQS (VIX_DQS_FR and VIX_DQS_RF) ins measured from the actual cross point of DQS_t, DQS_c relative to the VDQSmid fo the DQS_t and DQS_c signals.
VDQSmid is the midpoint of the minimum levels achieved by the transitioning DQS_t and DQS_c signals, and noted by VDQS_trans. VDQS_trans is the difference between the lowest horizontal tangent above VDQSmid of the transitioning DQS signals and the highest horizontal tangent below VDQSmid of the transitioning DQS signals.
A non-monotonic transitioning signal's ledge is exempt or not used in determination of a horizontal tangent provieded the said ledge occurs within $+/-30 \%$ of the midpoint of either VID.DIFF.Peak Voltage (DQS_t rising) of VIL.DIFF.Peak Voltage (DQS_c rising), refer to Furure Definition of differential DQS Peak Voltage and rage of exempt non-monotonic signaling. A secondary horizontal tangent resulting from a ring-back transition is also exempt in determination of a horizontal tangent. Thath is, a falling transition's horizontal tangent is derived from its negative slope to zero slope transition (point A in Fugure bloew) and a ringback's horizontal tangent derived from its positive slope to zero slope transition (point B in Figure below) is not a valid horizontal tangent; and a rising transition's horizontal tangent is derived from its positive slope to zero slope transition (point C in Figure below) and a ring-back's horizontal tangent derived from its negative slope to zero slope transition (point D in Figure below) is not a valid horizontal tangent.


## Cross point voltage for differential input signals

| Symbol | Parameter | $\begin{array}{\|c\|} \hline \text { DDR4- } \\ 1600,1866,2133,2400 \end{array}$ |  | $\begin{gathered} \text { DDR4- } \\ 2666,2933,3200 \end{gathered}$ |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| Vix_DOS_ ratio | DQS_t and DQS_c crossing relative to the midpoint of the DQS_t and DQS_c signal swings | - | 25 | - | 25 | \% | 1,2 |
| VDQSmid_to Vcent | VDQSmid offset relative to Vcent_DQ(midpoint) | - | $\begin{gathered} \mathrm{min}(\mathrm{VIH}- \\ \text { diff, } 50) \end{gathered}$ | - | $\begin{aligned} & \text { min(VIH- } \\ & \text { diff, } 50) \end{aligned}$ | mV | 3,4,5 |

## NOTE:

1. Vix_DQS_Ratio is DQS VIX crossing (Vix_DQS_FR or Vix_DQS_RF) divided by VDQS_trans. VDQS_trans is the difference between the lowest horizontal tangent above VDQSmid of the transitioning DQS signals and the highest horizontal tangent below VDQSmid of the transitioning DQS signals.
2. VDQSmid will be similar to the VREFDQ internal setting value obtained during Vref Training if the DQS and DQs drivers and paths are matched.
3. The maximum limite shall not exceed the smaller of VIHdiff minimum limit or 50 mV .
4. VIX measurements are only applicable for transitioning DQS_t and DQS_c signals when toggling data, preamble and high-z states are not applicable conditions.
5. The parameter VDQSmid is defined for simulation and ATE testing purposes, it is not expected to be tested in a system.

## Differential Input Slew Rate Definition

Input slew rate for differential signals (DQS_t, DQS_c) are defined and measured as shown in Figure below.


NOTE :

1. Differential signal rising edge from VILDiff_DQS to VIHDiff_DQS must be monotonic slope.
2. Differential signal falling edge from VIHDiff_DQS to VILDiff_DQS must be monotonic slope.

Differential Input Slew Rate Definition for DQS_t, DQS_c
Differential Input Slew Rate Definition for DQS_t, DQS_c

| Description | From |  | Defined by |
| :--- | :---: | :---: | :---: |
|  | To |  |  |
| Differential input slew rate for <br> rising edge(DQS_t - DQS_c) | VILDiff_DQS | VIHDiff_DQS | \|VILDiff_DQS - VIHDiff_DQS|/DeltaTRdiff |
| Differential input slew rate for <br> falling edge(DQS_t - DQS_c) | VIHDiff_DQS | VILDiff_DQS |  |

## Differential Input Level for DQS_t, DQS_c

| Symbol | Parameter | $\begin{gathered} \text { DDR4- } \\ 1600,1866, \\ 2133 \end{gathered}$ |  | DDR4-2400 |  | DDR4-2666 |  | DDR4-2933 |  | DDR4-3200 |  | $\underset{\text { ni }}{\mathbf{U}}$ | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| VIHDiff_DQS | Differential Input High | 136 | - | 130 | - | 130 | - | 115 | - | 110 | - | m |  |
| VILDif- <br> f_DQS | Differential Input Low | - | -136 | - | -130 | - | -130 | - | -115 | - | -110 | m |  |

## Differential Input Slew Rate for DQS_t, DQS_c

| Symbol | Parameter | $\begin{array}{\|c\|} \hline \text { DDR4- } \\ 1600,1866,21 \\ 33 \end{array}$ |  | DDR4-2400 |  | DDR4-2666 |  | DDR4-2933 |  | DDR4-3200 |  | $\begin{gathered} \mathbf{U} \\ \mathbf{n i} \\ \mathbf{t} \end{gathered}$ | No te |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| SRIdiff | Differential Input Slew Rate | 3 | 18 | 3 | 18 | 2.5 | 18 | 2.5 | 18 | 2.5 | 18 | V/ |  |

## AC and DC output Measurement levels

## Single-ended AC \& DC Output Levels <br> Single-ended AC \& DC output levels

| Symbol | Parameter | DDR4-1600/1866/2133/ <br> $\mathbf{2 4 0 0 / 2 6 6 6 / 2 9 3 3 / 3 2 0 0}$ | Units | NOTE |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}(\mathrm{DC})$ | DC output high measurement level (for IV curve linearity) | $1.1 \times \mathrm{V}_{\mathrm{DDQ}}$ | V |  |
| $\mathrm{V}_{\mathrm{OM}}(\mathrm{DC})$ | DC output mid measurement level (for IV curve linearity) | $0.8 \times \mathrm{V}_{\mathrm{DDQ}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}(\mathrm{DC})$ | DC output low measurement level (for IV curve linearity) | $0.5 \times \mathrm{V}_{\mathrm{DDQ}}$ | V |  |
| $\mathrm{V}_{\mathrm{OH}}(\mathrm{AC})$ | AC output high measurement level (for output SR$)$ | $(0.7+0.15) \times \mathrm{V}_{\mathrm{DDQ}}$ | V | 1 |
| $\mathrm{~V}_{\mathrm{OL}}(\mathrm{AC})$ | AC output low measurement level (for output SR$)$ | $(0.7-0.15) \times \mathrm{V}_{\mathrm{DDQ}}$ | V | 1 |

NOTE :

1. The swing of $\pm 0.15 \times \mathrm{V}_{\mathrm{DDQ}}$ is based on approximately $50 \%$ of the static single-ended output peak-to-peak swing with a driver impedance of $\mathrm{RZQ} / 7 \Omega$ and an effective test load of $50 \Omega$ to $\mathrm{V}_{T}=\mathrm{V}_{\mathrm{DDQ}}$.

## Differential AC \& DC Output Levels

Differential AC \& DC output levels

| Symbol | Parameter | DDR4-1600/1866/ <br> $\mathbf{2 1 3 3 / 2 4 0 0 / 2 6 6 6 / 2 9 3 3 / ~}$ <br> $\mathbf{3 2 0 0}$ | Units | NOTE |
| :---: | :--- | :---: | :---: | :---: |
| $V_{\text {OHdiff }}(A C)$ | AC differential output high measurement level (for output SR) | $+0.3 \times V_{D D Q}$ | $V$ | 1 |
| $V_{\text {OLdiff }}(A C)$ | $A C$ differential output low measurement level (for output SR) | $-0.3 \times V_{D D Q}$ | V | 1 |

NOTE :

1. The swing of $\pm 0.3 \times \mathrm{V}_{\mathrm{DDQ}}$ is based on approximately $50 \%$ of the static differential output peak-to-peak swing with a driver impedance of $R Z Q / 7 \Omega$ and an effective test load of $50 \Omega$ to $V_{T T}=V_{D D Q}$ at each of the differential outputs.

## Single-ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $\mathrm{V}_{\mathrm{OL}(\mathrm{AC})}$ and $\mathrm{V}_{\mathrm{OH}(\mathrm{AC})}$ for single ended signals as shown in Table and Figure below.

## Single-ended output slew rate definition

| Description | Measured |  | Defined by |
| :--- | :---: | :---: | :---: |
|  | From | To |  |
| Single ended output slew rate for rising edge | $\mathrm{V}_{\mathrm{OL}}(\mathrm{AC})$ | $\mathrm{V}_{\mathrm{OH}}(\mathrm{AC})$ | $\left[\mathrm{V}_{\mathrm{OH}}(\mathrm{AC})-\mathrm{V}_{\mathrm{OL}}(\mathrm{AC})\right] /$ <br> Delta TRse |
| Single ended output slew rate for falling edge | $\mathrm{V}_{\mathrm{OH}}(\mathrm{AC})$ | $\mathrm{V}_{\mathrm{OL}}(\mathrm{AC})$ | $\left[\mathrm{V}_{\mathrm{OH}}(\mathrm{AC})-\mathrm{V}_{\mathrm{OL}}(\mathrm{AC})\right] /$ <br> Delta TFse |

## NOTE :

1. Output slew rate is verified by design and characterization, and may not be subject to production test.


## Single-ended Output Slew Rate Definition

## Single-ended output slew rate

| Parameter | Symbol | DDR4-1600 |  | DDR4-1866 |  | DDR4-2133 |  | DDR4-2400 |  | DDR4-2666 |  | DDR4-2933 |  | DDR4-3200 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Single ended output slew rate | SRQse | 4 | 9 | 4 | 9 | 4 | 9 | 4 | 9 | 4 | 9 | 4 | 9 | 4 | 9 | V/ns |

Description: SR: Slew Rate
Q: Query Output (like in DQ, which stands for Data-in, Query-Output)
se: Single-ended Signals
For Ron = RZQ/7 setting

## NOTE:

1. In two cases, a maximum slew rate of $12 \mathrm{~V} / \mathrm{ns}$ applies for a single DQ signal within a byte lane.
-Case 1 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are static (i.e. they stay at either high or low).
-Case 2 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low respectively). For the remaining DQ signal switching into the opposite direction, the regular maximum limit of $9 \mathrm{~V} / \mathrm{ns}$ applies

## Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table and Figure below.

## Differential output slew rate definition

| Description | Measured |  | Defined by |
| :---: | :---: | :---: | :---: |
|  | From | To |  |
| Differential output slew rate for rising edge | $\mathrm{V}_{\text {OLdiff }}(\mathrm{AC})$ | $\mathrm{V}_{\text {OHdiff }}(\mathrm{AC})$ | $\begin{gathered} {\left[\mathrm{V}_{\text {OHdiff }}(\mathrm{AC})-\mathrm{V}_{\text {OLdiff }}(\mathrm{AC})\right] /} \\ \text { Delta TRdiff } \end{gathered}$ |
| Differential output slew rate for falling edge | $\mathrm{V}_{\text {OHdiff }}(\mathrm{AC})$ | $\mathrm{V}_{\text {OLdiff }}(\mathrm{AC})$ | $\begin{gathered} {\left[\mathrm{V}_{\text {OHdiff }}(\mathrm{AC})-\mathrm{V}_{\mathrm{OLdif}}(\mathrm{AC})\right] /} \\ \text { Delta TFdiff } \end{gathered}$ |

## NOTE :

1. Output slew rate is verified by design and characterization, and may not be subject to production test.


Differential Output Slew Rate Definition

Differential output slew rate

| Parameter | Symbol | DDR4-1600 |  | DDR4-1866 |  | DDR4-2133 |  | DDR4-2400 |  | DDR4-2666 |  | DDR4-2933 |  | DDR4-3200 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Differential output slew rate | SRQdiff | 8 | 18 | 8 | 18 | 8 | 18 | 8 | 18 | 8 | 18 | 8 | 18 | 8 | 18 | V/ns |

Description:
SR: Slew Rate
Q: Query Output (like in DQ, which stands for Data-in, Query-Output)
diff: Differential Signals
For Ron = RZQ/7 setting

## Single-ended AC \& DC Output Levels of Connectivity Test Mode

Following output parameters will be applied for DDR4 SDRAM Output Signal during Connectivity Test Mode.

Single-ended AC \& DC output levels of Connectivity Test Mode

| Symbol | Parameter | DDR4-1600/1866/2133/ <br> $\mathbf{2 4 0 0 / 2 6 6 6 / 2 9 3 3 / 3 2 0 0}$ | Unit | Note |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}(\mathrm{DC})$ | DC output high measurement level (for IV curve linearity) | $1.1 \times \mathrm{V}_{\mathrm{DDQ}}$ | V |  |
| $\mathrm{V}_{\mathrm{OM}}(\mathrm{DC})$ | DC output mid measurement level (for IV curve linearity) | $0.8 \times \mathrm{V}_{\mathrm{DDQ}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}(\mathrm{DC})$ | DC output low measurement level (for IV curve linearity) | $0.5 \times \mathrm{V}_{\mathrm{DDQ}}$ | V |  |
| $\mathrm{V}_{\mathrm{OB}}(\mathrm{DC})$ | DC output below measurement level (for IV curve linearity) | $0.2 \times \mathrm{V}_{\mathrm{DDQ}}$ | V |  |
| $\mathrm{V}_{\mathrm{OH}}(\mathrm{AC})$ | AC output high measurement level (for output SR$)$ | $\mathrm{VTT}+\left(0.1 \times \mathrm{V}_{\mathrm{DDQ}}\right)$ | V | 1 |
| $\mathrm{~V}_{\mathrm{OL}}(\mathrm{AC})$ | AC output below measurement level (for output SR$)$ | $\mathrm{VTT}-\left(0.1 \times \mathrm{V}_{\mathrm{DDQ}}\right)$ | V | 1 |

NOTE :

1. The effective test load is $50 \Omega$ terminated by $\mathrm{VTT}=0.5 *$ VDDQ.


Differential Output Slew Rate Definition of Connectivity Test Mode

Single-ended output slew rate of Connectivity Test Mode

| Parameter | Symbol | DDR4-1600/1866/2133/2400/2666/2933/3200 |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Output signal Falling time | TF_output_CT | - | 10 | $\mathrm{~ns} / \mathrm{V}$ |  |
| Output signal Rising time | TR_output_CT | - | 10 | $\mathrm{~ns} / \mathrm{V}$ |  |

## Standard Speed Bins

DDR4-2400 Speed Bins and Operations

| Speed Bin |  |  | DDR4-2400U-3DS2A |  | Unit | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CL-nRCD-nRP |  |  | 20-18-18 |  |  |  |
| Parameter |  | Symbol | min | max |  |  |
| Internal read command to first data |  | tAA | 16.67 | 21.5 | ns |  |
| ACT to internal read or write delay time |  | tRCD | 15.00 | - | ns |  |
| PRE command period |  | tRP | 15.00 | - | ns |  |
| ACT to PRE command period |  | tRAS | 32 | 9 x tREFI | ns |  |
| ACT to ACT or REF command period |  | tRC | 47.00 | - |  | 11 |
| CWL = 9,11 | $\mathrm{CL}=13$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,8 |
|  | $\mathrm{CL}=14$ | tCK(AVG) | 1.25 | <1.5 | ns | 1,2,3,8 |
| CWL $=10,12$ | $C L=14$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,8 |
|  | $\mathrm{CL}=15$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,8 |
|  | $C L=16$ | tCK(AVG) | 1.071 | <1.25 | ns | 1,2,3,8 |
| CWL $=11,14$ | $\mathrm{CL}=16$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,8 |
|  | $C L=18$ | tCK(AVG) | 0.937 | <1.071 | ns | 1,2,3,4,8 |
|  | $\mathrm{CL}=20$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,8 |
| CWL $=12,16$ | $\mathrm{CL}=18$ | tCK(AVG) | 0.937 | <1.071 | ns | 1,2,3,4 |
|  | $\mathrm{CL}=20$ | tCK(AVG) | 0.833 | <0.937 | ns | 1,2,3,4 |
|  | $\mathrm{CL}=22$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,8 |
| Supported CL Settings |  |  | 14,16,18,20 |  | nCK |  |
| Supported nRCD Timings minimum |  |  | 10 |  | nCK |  |
| Supported nRP Timings minimum |  |  | 10 |  | nCK |  |
| Supported CWL Settings |  |  | 9,10,11,12,14,16 |  | nCK |  |

DDR4-2666 Speed Bins and Operations

| Speed Bin |  |  | DDR4-2666V-3DS3A |  | Unit | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CL-nRCD-nRP |  |  | 22-19-19 |  |  |  |
| Parameter |  | Symbol | min | max |  |  |
| Internal read command to first data |  | tAA | 16.5 | 21.5 | ns |  |
| ACT to internal read or write delay time |  | tRCD | 14.25 | - | ns |  |
| PRE command period |  | tRP | 14.25 | - | ns |  |
| ACT to PRE command period |  | tRAS | 32 | 9 x tREFI | ns |  |
| ACT to ACT or REF command period |  | tRC | 46.25 | - | ns |  |
| CWL $=9,11$ | $\mathrm{CL}=13$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,9 |
|  | $C L=14$ | tCK(AVG) | 1.25 | <1.5 | ns | 1,2,3,9 |
| CWL = 10,12 | $C L=14$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,9 |
|  | $C L=15$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,9 |
|  | $\mathrm{CL}=16$ | tCK(AVG) | 1.071 | <1.25 | ns | 1,2,3,9 |
| CWL = 11,14 | $C L=16$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,9 |
|  | $C L=18$ | tCK(AVG) | 0.937 | <1.071 | ns | 1,2,3,4,9 |
|  | $\mathrm{CL}=20$ | tCK(AVG) | 0.937 | <1.071 | ns | 1,2,3,9 |
| CWL = 12,16 | $\mathrm{CL}=18$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,9 |
|  | $\mathrm{CL}=20$ | tCK(AVG) | 0.833 | <0.937 | ns | 1,2,3,4,9 |
|  | $\mathrm{CL}=22$ | tCK(AVG) | 0.833 | <0.937 | ns | 1,2,3,9 |
| CWL = 14,18 | $\mathrm{CL}=20$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,9 |
|  | $\mathrm{CL}=22$ | tCK(AVG) | 0.75 | 0.833 | ns | 1,2,3,4,9 |
|  | $\mathrm{CL}=24$ | tCK(AVG) | 0.75 | 0.833 | ns | 1,2,3,9 |
| Supported CL Settings |  |  | 14,16,18,20,22,24 |  | nCK |  |
| Supported nRCD Timings minimum |  |  | 12 |  | nCK |  |
| Supported nRP Timings minimum |  |  | 12 |  | nCK |  |
| Supported CWL Settings |  |  | 9,10,11,12,14,16,18 |  | nCK |  |

DDR4-2933 Speed Bins and Operations

| Speed Bin |  |  | DDR4-2933Y-3DS3A |  | Unit | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CL-nRCD-nRP |  |  | 24-21-21 |  |  |  |
| Parameter |  | Symbol | min | max |  |  |
| Internal read command to first data |  | tAA | 16.37 | 21.50 | ns |  |
| ACT to internal read or write delay time |  | tRCD | 14.32 | - | ns |  |
| PRE command period |  | tRP | 14.32 | - | ns |  |
| ACT to PRE command period |  | tRAS | 32 | 9 x tREFI | ns |  |
| ACT to ACT or REF command period |  | tRC | 46.32 | - | ns |  |
| CWL = 9,11 | $\mathrm{CL}=13$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,14 |
|  | $\mathrm{CL}=14$ | tCK(AVG) | 1.25 | 1.5 | ns | 1,2,3,4,14 |
| CWL = 10,12 | $\mathrm{CL}=14$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,14 |
|  | $\mathrm{CL}=15$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,14 |
|  | CL $=16$ | tCK(AVG) | 1.071 | <1.25 | ns | 1,2,3,4,14 |
| CWL $=11,14$ | $\mathrm{CL}=16$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,14 |
|  | CL $=18$ | tCK(AVG) | 0.937 | <1.071 | ns | 1,2,3,4,14 |
|  | CL $=20$ | tCK(AVG) | 0.937 | $<1.071$ | ns | 1,2,3,4,14 |
| CWL $=12,16$ | $\mathrm{CL}=18$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,14 |
|  | CL $=20$ | tCK(AVG) | 0.833 | <0.937 | ns | 1,2,3,4,14 |
|  | $\mathrm{CL}=22$ | tCK(AVG) | 0.833 | <0.937 | ns | 1,2,3,4,14 |
| CWL = 14,18 | $\mathrm{CL}=20$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,14 |
|  | CL $=22$ | tCK(AVG) | 0.75 | 0.833 | ns | 1,2,3,4,14 |
|  | CL $=24$ | tCK(AVG) | 0.75 | 0.833 | ns | 1,2,3,4,14 |
| CWL = 16, 20 | $\mathrm{CL}=22$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,14 |
|  | $\mathrm{CL}=23$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,14 |
|  | CL $=24$ | tCK(AVG) | 0.682 | <0.75 | ns | 1,2,3,4,14 |
|  | $\mathrm{CL}=25$ | tCK(AVG) | 0.682 | <0.75 | ns | 1,2,3,4,14 |
| Supported CL Settings |  |  | 14,16,18,20,22,24,25 |  | nCK |  |
| Supported nRCD Timings minimum |  |  | 10 |  | nCK |  |
| Supported nRP Timings minimum |  |  | 10 |  | nCK |  |
| Supported CWL Settings |  |  | 9,10,11,12,14,16,18,20 |  | nCK |  |

DDR4-3200 Speed Bins and Operations

| Speed Bin |  |  | DDR4-3200AA-3DS4A |  | Unit | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CL-nRCD-nRP |  |  | 26-22-22 |  |  |  |
| Parameter |  | Symbol | min | max |  |  |
| Internal read command to first data |  | tAA | 16.25 | 21.50 | ns |  |
| ACT to internal read or write delay time |  | tRCD | 13.75 | - | ns |  |
| PRE command period |  | tRP | 13.75 | - | ns |  |
| ACT to PRE command period |  | tRAS | 32 | 9 x tREFI | ns |  |
| ACT to ACT or REF command period |  | tRC | 45.75 | - | ns |  |
| CWL = 9,11 | CL = 13 | tCK(AVG) | Reserved |  | ns | 1,2,3,4 |
|  | $C L=14$ | tCK(AVG) | 1.25 | 1.5 | ns | 1,2,3,10 |
| CWL = 10,12 | $\mathrm{CL}=14$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,10 |
|  | CL $=15$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,10 |
|  | $C L=16$ | tCK(AVG) | 1.071 | <1.25 | ns | 1,2,3,10 |
| CWL = 11,14 | CL $=16$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,10 |
|  | $\mathrm{CL}=18$ | tCK(AVG) | 0.937 | <1.071 | ns | 1,2,3,4,10 |
|  | CL $=20$ | tCK(AVG) | 0.937 | <1.071 | ns | 1,2,3,10 |
| CWL = 12,16 | CL $=18$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,10 |
|  | CL $=20$ | tCK(AVG) | 0.833 | $<0.937$ | ns | 1,2,3,4,10 |
|  | $\mathrm{CL}=22$ | tCK(AVG) | 0.833 | <0.937 | ns | 1,2,3,10 |
| CWL = 14,18 | $\mathrm{CL}=20$ | tCK(AVG) | Reserved |  | ns | 1,2,3,4,10 |
|  | CL $=22$ | tCK(AVG) | 0.75 | 0.833 | ns | 1,2,3,4,10 |
|  | CL $=24$ | tCK(AVG) | 0.75 | 0.833 | ns | 1,2,3,10 |
| CWL = 16, 20 | $\mathrm{CL}=22$ | tCK(AVG) | Reserved |  | ns | 1,2,3,10 |
|  | CL $=24$ | tCK(AVG) | 0.625 | <0.75 | ns | 1,2,3,10 |
|  | CL = 25 | tCK(AVG) | 0.625 | <0.75 | ns | 1,2,3,10 |
| Supported CL Settings |  |  | 14,16,18,20,22,24,26,28 |  | nCK |  |
| Supported nRCD Timings minimum |  |  | 12 |  | nCK |  |
| Supported nRP Timings minimum |  |  | 11 |  | nCK |  |
| Supported CWL Settings |  |  | 9,10,11,12,14,16,18,20 |  | nCK |  |

## Speed Bin Table Notes

Absolute Specification
$-\mathrm{VDDQ}=\mathrm{VDD}=1.20 \mathrm{~V}+/-0.06 \mathrm{~V}$
$-\mathrm{VPP}=2.5 \mathrm{~V}+0.25 /-0.125 \mathrm{~V}$

- The values defined with above-mentioned table are DLL ON case.
- DDR4-1600, 1866, 2133, 2400 Speed Bin Tables are valid only when Gear Down Mode is disabled.

1. The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When making a selection of $\operatorname{tCK}(\mathrm{avg})$, both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
2. tCK(avg).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. CL in clock cycle is calculated from tAA following the rounding algorithm defined in JESD79-4.
3. tCK(avg).MAX limits: Calculate tCK(avg) = tAA.MAX / CL SELECTED and round the resulting tCK(avg) down to the next valid speed bin (i.e. 1.5 ns or 1.25 ns or 1.071 ns or 0.938 ns or 0.833 ns ). This result is tCK(avg).MAX corresponding to CL SELECTED.
4. 'Reserved' settings are not allowed. User must program a different value.
5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Any combination of the 'optional' CL's is supported. The associated 'optional' tAA, tRCD, tRP, and tRC values must be adjusted based upon the CL combination supported. Refer to supplier's data sheet and/or the DIMM SPD information if and how this setting is supported.
6. Any DDR4-3DS-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
7. Any DDR4-3DS-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
8. Any DDR4-3DS-2400 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
9. Any DDR4-3DS-2666 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
10. Any DDR4-3DS-3200 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
11. Any DDR4-3DS-2933 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
12. CL number in parenthesis, it means that these numbers are optional.
13. Each speed bin lists the timing requirements that need to be supported in order for a given DRAM to be JEDEC compliant. JEDEC compliance does not require support for all speed bins within a given speed. JEDEC compliance requires meeting the parameters for a least one of the listed speed bins.
14. Parameters apply from tCK(avg)min to tCK(avg)max at all standard JEDEC clock period values as started in the Speed Bin Tables.
15. DDR4 SDRAM supports $\mathrm{CL}=20$ as long as a system meets $\mathrm{tAA}(\mathrm{min})$, tRCD(min), tRP(min), and tRC(min)
16. DDR4-2400U-3DS2A CL-nRCD-nRP=20-18-18 timing will change to $20-17-17$ if the 'optional' CL18 setting is supported.

## Refresh Command

No more than one logical rank Refresh Command can be initiated simultaneously to DDR4 3D Stacked SDRAMs as shown in Table below.
The minimum refresh cycle time to a single logical rank (=tRFC_slr) has the same value as tRFC for a planar DDR4 SDRAM of the same density as the logical rank.
The minimum time between issuing refresh commands to different logical ranks is specified as tRFC_dlr. After a Refresh command to a logical rank, other valid commands can be issued before tRFC_dlr to the other logical ranks that are not the target of the refresh.

Truth Table for Refresh Command

| DRAM Command | CS_n | C2 | C1 | C0 | $\begin{array}{\|c\|} \hline \text { Logical } \\ \text { Rank0 } \end{array}$ | Logical Rank1 | $\begin{array}{\|c\|} \hline \text { Logical } \\ \hline \text { Rank2 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Logical } \\ \text { Rank3 } \end{array}$ | Logical Rank4 | Logical <br> Rank5 | $\begin{array}{\|c\|} \hline \text { Logical } \\ \text { Rank6 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { Logical } \\ \text { Rank7 } \end{array}$ | Note5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Refresh (REF) | L | L | L | L | REF | DES | DES | DES | DES | DES | DES | DES | 1 |
| Refresh (REF) | L | L | L | H | DES | REF | DES | DES | DES | DES | DES | DES | 1 |
| Refresh (REF) | L | L | H | L | DES | DES | REF | DES | DES | DES | DES | DES | 1 |
| Refresh (REF) | L | L | H | H | DES | DES | DES | REF | DES | DES | DES | DES | 1 |
| Refresh (REF) | L | H | L | L | DES | DES | DES | DES | REF | DES | DES | DES | 1 |
| Refresh (REF) | L | H | L | H | DES | DES | DES | DES | DES | REF | DES | DES | 1 |
| Refresh (REF) | L | H | H | L | DES | DES | DES | DES | DES | DES | REF | DES | 1 |
| Refresh (REF) | L | H | H | H | DES | DES | DES | DES | DES | DES | DES | REF | 1 |
| Any command | H | V | V | V | DES | DES | DES | DES | DES | DES | DES | DES | 1,2 |

NOTE 1 CKE=H.
NOTE 2 " V " means H or L (but a defined logic level).
In general, a Refresh command needs to be issued to each logical rank in 3D Stacked DDR4 SDRAM regularly every tREFI_slr interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. For the 8 Gb and below density die, a maximum of 8 Refresh commands per logical rank can be postponed during operation of the 3D stacked DDR4 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed per logical rank. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to $9 \times$ tREFI_slr. A maximum of 8 additional Refresh commands can be issued in advance ("pulled in") per logical rank, with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8 Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum
interval between two surrounding Refresh commands is limited to $9 \times$ tREFI_slr. At any given time, a maximum of 16 REF commands per logical rank can be issued within $2 \times$ tREFI_slr. Self-Refresh Mode may be entered with a maximum of eight Refresh commands per logical rank being postponed. After exiting Self-Refresh Mode with one or more Refresh commands postponed, additional Refresh commands may be postponed to the extent that the total number of postponed Refresh commands (before and after the SelfRefresh) will never exceed eight per logical rank.

For the 16 Gb and above density die, the number of burst refresh commands per 3D Stacked DDR4

Package is limited to a maximum of 16 to prevent power drop. That is no more than a total of 16 Refresh commands are allowed to be issued in 3.9 us for FGR1 mode, 1.95 us for FGR2 mode, 0.975 us for FGR4 mode per 3D Stacked DDR4 package. In case that 16 Refresh commands are postponed in a row for 3D stacked DDR4 package, the resulting maximum interval between the surrounding Refresh commands is limited to 9 x tREFI_slr for 2H 3D Stacked DDR4 SDRAM, 5 x tREFI_slr for 4H 3D Stacked DDR4 SDRAM. A maximum of 16 additional Refresh commands can be issued in advance("pulled in") per 3D Stacked DDR4 package, with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 16 Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to $9 \times$ tREFI_slr for 2H 3D Stacked DDR4 SDRAM and $5 \times$ tREFI_slr for 4H 3D Stacked DDR4 SDRAM. At any given time, a maximum of 16 Refresh commands per 3D Stacked DDR4 package can be issued within 3.9 us for FGR1 mode, 1.95 us for FGR2 mode, 0.975 us for FGR4 mode. SelfRefresh Mode may be entered with a maximum of 16 Refresh commands per 3D Stacked DDR4 package being postponed. After exiting Self-Refresh Mode with one or more Refresh commands, additional Refresh commands may be postponed to the extent that total number of postponed Refresh commands(before and after the Self-Refresh) will never exceed 16 per 3D Stacked DDR4 package. During Self-Refresh Mode, the number of postponed or pulled-in REF commands does not change.

## Refresh parameters

Typical platforms are designed with the assumption that no more than one physical rank is refreshed at the same time. In order to limit the maximum refresh current (IDD5B1) for a 3D stacked SDRAM, it will be required to stagger the refreshes to each device in a stack.

The tRFC time for a single logical rank is defined as tRFC_slr and is specified as the same value as for a monolithic DDR4 SDRAM of equivalent density. The minimum amount of stagger between refresh commands (=tREF_stagger) sent to different logical ranks is specified to be approximately tRFC_slr/3-as shown in Table below.

Refresh parameters by logical rank density

| Parameter | Symbol |  | Logical Rank Density16Gb |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Default | Optional |  |  |
| REF command to <br> ACT or REF command time to same logical rank |  | tRFC_slr1 <br> (1x mode) | 550 | 350 | ns |  |
|  |  | tRFC_slr2 <br> ( $2 x$ mode) | 350 | 260 | ns |  |
|  |  | $\begin{aligned} & \text { tRFC_slr4 } \\ & \text { ( } 4 \mathrm{x} \text { mode) } \end{aligned}$ | 260 | 160 | ns |  |
| REF command to REF command to different logical rank |  | tRFC_dlr1 (1x mode) | 190 | 120 | ns |  |
|  |  | $\begin{aligned} & \text { tRFC_dlr2 } \\ & (2 x \text { mode }) \end{aligned}$ | 120 | 90 | ns |  |
|  |  | tRFC_dlr4 <br> ( 4 x mode) | 90 | 55 | ns |  |
| Average periodic refresh interval in same logical rank | tREFI_slr1 | $0^{\circ} \mathrm{C}=<\mathrm{T}_{\text {CASE }}=<85^{\circ} \mathrm{C}$ | 7.8 |  | us |  |
|  | (1x mode) | $85^{\circ} \mathrm{C}<\mathrm{T}_{\text {CASE }}=<95^{\circ} \mathrm{C}$ | 3.9 |  | us |  |
|  | tREFI_slr2 | $0^{\circ} \mathrm{C}=<\mathrm{T}_{\text {CASE }}=<85^{\circ} \mathrm{C}$ | 3.9 |  | us |  |
|  | ( 2 x mode) | $85^{\circ} \mathrm{C}<\mathrm{T}_{\text {CASE }}=<95^{\circ} \mathrm{C}$ | 1.95 |  | us |  |
|  | tREFI_slr4 | $0^{\circ} \mathrm{C}=<\mathrm{T}_{\text {CASE }}=<85^{\circ} \mathrm{C}$ | 1.95 |  | us |  |
|  | $\text { ( } 4 x \text { mode) }$ | $85^{\circ} \mathrm{C}<\mathrm{T}_{\text {CASE }}=<95^{\circ} \mathrm{C}$ | 0.975 |  | us |  |

## IDD and IDDQ Specification Parameters and Test Conditions IDD, IPP and IDDQ Measurement Conditions

In this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined. Figure shows the setup and test load for IDD, IPP and IDDQ measurements.

- IDD currents (such as IDD0, IDD0A, IDD1, IDD1A, IDD2N, IDD2NA, IDD2NL, IDD2NT, IDD2P, IDD2Q, IDD3N, IDD3NA, IDD3P, IDD4R, IDD4RA, IDD4W, IDD5B1, IDD5B2, IDD5F2, IDD5F4, IDD6N, IDD6E, IDD6R, IDD6A, IDD7 and IDD8) are measured as time-averaged currents with all VDD balls of the DDR4 SDRAM under test tied together. Any IPP or IDDQ current is not included in IDD currents.
- IPP currents have the same definition as IDD except that the current on the VPP supply is measured.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR4 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.
Attention: IDDQ values cannot be directly used to calculate IO power of the DDR4 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 2. In SDRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD, IPP and IDDQ measurements, the following definitions apply:

- " 0 " and "LOW" is defined as VIN <= VILAC(max).
- "1" and "HIGH" is defined as VIN >= VIHAC(min).
- "MID-LEVEL" is defined as inputs are VREF = VDD / 2.
- Timings used for IDD, IPP and IDDQ Measurement-Loop Patterns are provided in Table 1.
- Basic IDD, IPP and IDDQ Measurement Conditions are described in Table 2.
- Detailed IDD, IPP and IDDQ Measurement-Loop Patterns are described in Table 3 through Table 11.
- IDD Measurements are done after properly initializing the DDR4 SDRAM. This includes but is not limited to setting
RON = RZQ/7 (34 Ohm in MR1);
RTT_NOM = RZQ/6 (40 Ohm in MR1);
RT_-WR = RZQ/2 (120 Ohm in MR2);
RTT_PARK = Disable;
Qoff $=0_{B}$ (Output Buffer enabled) in MR1;
TDQS_t Feature disabled in MR1;
CRC disabled in MR2;
CA parity feature disabled in MR5;
Gear Down mode disabled in MR3
- Attention: The IDD, IPP and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD, IPP or IDDQ measurement is started.
- Define $D=\left\{C S 0 \_n, A C T \_n, R A S \_n, C A S \_n, W E \_n\right\}:=\{H I G H, L O W, L O W, L O W, L O W\}$
- Define D\# = \{CSO_n, ACT_n, RAS_n, CAS_n, WE_n \} := \{HIGH, HIGH, HIGH, HIGH, HIGH $\}$


NOTE:

1. DIMM level Output test load condition may be different from above

Figure 1 - Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements


Figure 2 - Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement

Table 1 -Timings used for IDD, IPP and IDDQ Measurement-Loop Patterns

| Symbol | DDR4-2400 | DDR4-2666 | DDR4-2933 | DDR4-3200 | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 20-18-18 | 22-19-19 | 24-21-21 | 26-22-22 |  |
| tCK | 0.833 | 0.75 | 0.682 | 0.625 | ns |
| CL | 20 | 22 | 24 | 26 | nCK |
| CWL | 16 | 18 | 20 | 20 | nCK |
| nRCD | 18 | 19 | 21 | 22 | nCK |
| nRC | 57 | 62 | 68 | 74 | nCK |
| nRAS | 39 | 43 | 47 | 52 | nCK |
| nRP | 18 | 19 | 21 | 22 | nCK |
| nFAW_slr ${ }^{\text {x }}$ | 16 | 16 | 16 | 16 | nCK |
| nRRD_S_slr ${ }^{\text {x }} 4$ | 4 | 4 | 4 | 4 | nCK |
| nRRD_L_slr ${ }^{\text {x }} 4$ | 6 | 7 | 8 | 8 | nCK |
| nRFC_slr 4Gb | 313 | 347 | 382 | 416 | nCK |
| nRFC_slr 8Gb | 421 | 467 | 514 | 560 | nCK |
| nRFC_slr 16Gb | 661 | 734 | 807 | 880 | nCK |
| nRFC_dlr 4Gb | 109 | 120 | 132 | 144 | nCK |
| nRFC_dlr 8Gb | 145 | 160 | 176 | 192 | nCK |
| nRFC_dr 16Gb | 229 | 254 | 279 | 304 | nCK |

Table 2 -Basic IDD, IPP and IDDQ Measurement Conditions

| Symbol | Description |
| :---: | :---: |
| IDD0 | Operating One Bank Active-Precharge Current (AL=0) <br> CKE: High; External clock: On; tCK, nRC, nRAS, CL: see Table 1; BL: $8^{1 ;}$ AL: 0; CS_n: High between ACT and PRE; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 3; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: $0,0,1,1,2,2, \ldots$ (see Table 3); Logical Rank Activity: Cycling with one logical rank active at a time; Output Buffer and RTT: Enabled in Mode Registers²; ODT Signal: stable at 0; Pattern Details: see Table 3 |
| IDD0A | Operating One Bank Active-Precharge Current (AL=CL-2) AL = CL-2, Other conditions: see IDD0 |
| IPP0 | Operating One Bank Active-Precharge IPP Current Same condition with IDDO |
| IDD1 | Operating One Bank Active-Read-Precharge Current (AL=0) <br> CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 1; BL: $\mathbf{8}^{1} ;$ AL: 0; CS_n: High between ACT, RD and PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data IO: partially toggling according to Table 4; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: $0,0,1,1,2,2, \ldots$ (see Table 4); Logical Rank Activity: Cycling with one logical rank active at a time; Output Buffer and RTT: Enabled in Mode Registers²; ODT Signal: stable at 0; Pattern Details: see Table 4 |
| IDD1A | Operating One Bank Active-Read-Precharge Current (AL=CL-2) AL = CL-2, Other conditions: see IDD1 |
| IPP1 | Operating One Bank Active-Read-Precharge IPP Current Same condition with IDD1 |
| IDD2N | Precharge Standby Current (AL=0) <br> CKE: High; External clock: On; tCK, CL: see Table 1; BL: $8^{1}$; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ${ }^{2}$; ODT Signal: stable at 0; Pattern Details: see Table 5 |
| IDD2NA | Precharge Standby Current (AL=CL-2) AL = CL-2, Other conditions: see IDD2N |
| IPP2N | Precharge Standby IPP Current Same condition with IDD2N |
| IDD2NT | Precharge Standby ODT Current <br> CKE: High; External clock: On; tCK, CL: see Table 1; BL: $8^{1 ;}$ AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 6; Data IO: VSSQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ${ }^{2}$; ODT Signal: toggling according to Table 6; Pattern Details: see Table 6 |
| IDDQ2NT (Optional) | Precharge Standby ODT IDDQ Current <br> Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current |
| IDD2NL | Precharge Standby Current with CAL enabled Same definition like for IDD2N, CAL enabled ${ }^{3}$ |
| IDD2NG | Precharge Standby Current with Gear Down mode enabled Same definition like for IDD2N, Gear Down mode enabled ${ }^{3}$ |


| IDD2ND | Precharge Standby Current with DLL disabled Same definition like for IDD2N, DLL disabled ${ }^{3}$ |
| :---: | :---: |
| IDD2N_par | Precharge Standby Current with CA parity enabled Same definition like for IDD2N, CA parity enabled ${ }^{3}$ |
| IDD2P | Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: see Table 1; BL: $8^{1}$; AL: 0 ; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers²; ODT Signal: stable at 0 |
| IPP2P | Precharge Power-Down IPP Current Same condition with IDD2P |
| IDD2Q | Precharge Quiet Standby Current <br> CKE: High; External clock: On; tCK, CL: see Table 1; BL: $8^{1}$; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers²; ODT Signal: stable at 0 |
| IDD3N | Active Standby Current <br> CKE: High; External clock: On; tCK, CL: see Table 1; BL: $8^{1}$; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 5; Data IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ${ }^{2}$; ODT Signal: stable at 0; Pattern Details: see Table 5 |
| IDD3NA | Active Standby Current (AL=CL-2) AL = CL-2, Other conditions: see IDD3N |
| IPP3N | Active Standby IPP Current Same condition with IDD3N |
| IDD3P | Active Power-Down Current <br> CKE: Low; External clock: On; tCK, CL: see Table 1; BL: $8^{1}$; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ${ }^{2}$; ODT Signal: stable at 0 |
| IPP3P | Active Power-Down IPP Current Same condition with IDD3P |
| IDD4R | Operating Burst Read Current <br> CKE: High; External clock: On; tCK, CL: see Table 1; BL: $8^{2}$; AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 7; Data IO: seamless read data burst with different data between one burst and the next one according to Table 7; DM_n: stable at 1; Bank Activity: all banks of all logical ranks open, RD commands cycling through banks: $0,0,1,1,2,2, \ldots$ (see Table 7) and through logical ranks; Output Buffer and RTT: Enabled in Mode Registers²; ODT Signal: stable at 0; Pattern Details: see Table 7 |
| IDD4RA | Operating Burst Read Current (AL=CL-2) AL = CL-2, Other conditions: see IDD4R |
| IPP4R | Operating Burst Read IPP Current Same condition with IDD4R |
| $\begin{gathered} \hline \text { IDDQ4R } \\ \text { (Optional) } \end{gathered}$ | Operating Burst Read IDDQ Current <br> Same definition like for IDD4R, however measuring IDDQ current instead of IDD current |


| IDD4W | Operating Burst Write Current <br> CKE: High; External clock: On; tCK, CL: see Table 1; BL: $8^{1}$; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 8; Data IO: seamless write data burst with different data between one burst and the next one according to Table 8; DM_n: stable at 1; Bank Activity: all banks open of all logical ranks, WR commands cycling through banks: $0,0,1,1,2,2, \ldots$ (see Table 8) and through logical ranks; Output Buffer and RTT: Enabled in Mode Registers ${ }^{2}$; ODT Signal: stable at HIGH; Pattern Details: see Table 8 |
| :---: | :---: |
| IDD4WA | Operating Burst Write Current (AL=CL-2) AL = CL-2, Other conditions: see IDD4W |
| IDD4WC | Operating Burst Write Current with Write CRC Write CRC enabled ${ }^{3}$, Other conditions: see IDD4W |
| IDD4W_par | Operating Burst Write Current with CA Parity CA Parity enabled ${ }^{3}$, Other conditions: see IDD4W |
| IPP4W | Operating Burst Write IPP Current Same condition with IDD4W |
| IDD5B1 | Burst Refresh Current (1X REF) <br> CKE: High; External clock: On; tCK, CL, nRFC: see Table 1; BL: $8^{1}$; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 9; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC (see Table 9); Logical Rank Activity: REF command staggered nRFC_dlr between REF command to REF command; Output Buffer and RTT: Enabled in Mode Registers ${ }^{2}$; ODT Signal: stable at 0; Pattern Details: see Table 9 |
| IPP5B1 | Burst Refresh Write IPP Current (1X REF) Same condition with IDD5B1 |
| IDD5B2 | Burst Refresh Current (1X REF) <br> CKE: High; External clock: On; tCK, CL, nRFC: see Table 1; BL: $8^{1}$; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 9; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC (see Table 9); Logical Rank Activity: REF command staggered nRFC_slr between REF command to REF command; Output Buffer and RTT: Enabled in Mode Registers²; ODT Signal: stable at 0; Pattern Details: see Table 9 |
| IPP5B2 | Burst Refresh Write IPP Current (1X REF) Same condition with IDD5B2 |
| IDD5F2 | Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B2 |
| IPP5F2 | Burst Refresh Write IPP Current (2X REF) Same condition with IDD5F2 |
| IPP5F3 | Burst Refresh Write IPP Current (2X REF) Same condition with IDD5F3 |
| IDD5F3 | Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B1 |
| IDD5F4 | Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B1 |
| IPP5F4 | Burst Refresh Write IPP Current (4X REF) Same condition with IDD5F4 |
| IDD5F5 | Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B2 |


| IPP5F5 | Burst Refresh Write IPP Current (4X REF) Same condition with IDD5F5 |
| :---: | :---: |
| IDD6N | Self Refresh Current: Normal Temperature Range <br> $T_{\text {CASE: }} 0-85^{\circ} \mathrm{C}$; Low Power Array Self Refresh (LP ASR) : Normal ${ }^{4}$; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: see Table 1; BL: $8^{1}$; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers²; ODT Signal: MID-LEVEL |
| IPP6N | Self Refresh IPP Current: Normal Temperature Range Same condition with IDD6N |
| IDD6E | Self-Refresh Current: Extended Temperature Range) <br> $T_{\text {CASE }}$ : $0-95^{\circ} \mathrm{C}$; Low Power Array Self Refresh (LP ASR) : Extended ${ }^{4}$; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: see Table 1; BL: $8^{1}$; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers²; ODT Signal: MID-LEVEL |
| IPP6E | Self Refresh IPP Current: Extended Temperature Range Same condition with IDD6E |
| IDD6R | Self-Refresh Current: Reduced Temperature Range $T_{\text {CASE: }} 0$ - TBD ( $\left.\sim 35-45\right)^{\circ} \mathrm{C}$; Low Power Array Self Refresh (LP ASR) : Reduced ${ }^{4}$; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: see Table 1; BL: $8^{1}$; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ${ }^{2}$; ODT Signal: MID-LEVEL |
| IPP6R | Self Refresh IPP Current: Reduced Temperature Range Same condition with IDD6R |
| IDD6A | Auto Self-Refresh Current <br> $T_{\text {CASE }}$ : $0-95^{\circ} \mathrm{C}$; Low Power Array Self Refresh (LP ASR) : Auto ${ }^{4}$; Partial Array Self-Refresh (PASR): Full Array; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: see Table 1; BL: $8^{1}$; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n:stable at 1; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers²; ODT Signal: MID-LEVEL |
| IPP6A | Auto Self-Refresh IPP Current Same condition with IDD6A |
| IDD7 | Operating Bank Interleave Read Current <br> CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: see Table 1; BL: $\mathbf{8}^{1}$; AL: CL-2; CS_n: High between ACT and RDA; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 10; Data IO: read data bursts with different data between one burst and the next one according to Table 10; DM_n: stable at 1; Bank Activity: two times interleaved cycling through banks ( $0,1, \ldots 7$ ) with different addressing, see Table 10; Output Buffer and RTT: Enabled in Mode Registers²; ODT Signal: stable at 0; Pattern Details: see Table 10 |
| IPP7 | Operating Bank Interleave Read IPP Current Same condition with IDD7 |
| IDD8 | Maximum Power Down Current TBD |
| IPP8 | Maximum Power Down IPP Current Same condition with IDD8 |

## NOTE :

1. Burst Length: BL8 fixed by MRS: set MRO [A1:0=00].
2. Output Buffer Enable

- set MR1 [A12 = 0] : Qoff = Output buffer enabled
- set MR1 [A2:1 = 00] : Output Driver Impedance Control = RZQ/7

RTT_Nom enable

- set MR1 [A10:8 = 011] : RTT_NOM = RZQ/6

RTT_WR enable

- set MR2 [A10:9 = 01] : RTT_WR = RZQ/2

RTT_PARK disable

- set MR5 [A8:6 = 000]

3. CAL enabled : set MR4 [A8:6 = 001] : 1600MT/s

010] : 1866MT/s, 2133MT/s
011] : 2400MT/s
Gear Down mode enabled :set MR3 [A3 = 1] : 1/4 Rate
DLL disabled : set MR1 [A0 = 0]
CA parity enabled :set MR5 [A2:0 = 001] : 1600MT/s,1866MT/s, 2133MT/s
010] : 2400MT/s
Read DBI enabled : set MR5 [A12 = 1]
Write DBI enabled : set :MR5 [A11 = 1]
4. Low Power Array Self Refresh (LP ASR) : set MR2 [A7:6 = 00] : Normal

01] : Reduced Temperature range
10] : Extended Temperature range
11] : Auto Self Refresh
5. IDD2NG should be measured after sync pulse(NOP) input.

Table 3 - IDDO, IDDOA and IPPO Measurement-Loop Pattern ${ }^{\mathbf{1}}$

|  | 는 | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \\ & \text { un } \end{aligned}$ |  |  |  | $\begin{aligned} & \boldsymbol{E}_{1} \\ & \boldsymbol{O} \end{aligned}$ |  |  | 告 |  | $\stackrel{5}{0}$ | $\begin{aligned} & \underset{\sim}{\sim} \\ & \underset{\sim}{\underset{U}{2}} \end{aligned}$ | $\begin{aligned} & \underset{O}{0} \\ & \underset{\sim}{\ddot{U}} \\ & \hline \end{aligned}$ | $\begin{aligned} & \underset{\sim}{\underset{\rightharpoonup}{4}} \\ & \stackrel{\rightharpoonup}{\mathbf{u}} \end{aligned}$ |  |  | $\begin{aligned} & \stackrel{0}{4} \\ & \underset{i}{\mathbf{O}} \\ & \underset{\sim}{4} \end{aligned}$ |  | $\stackrel{M}{0}$ | $$ | Data ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 | 0 | ACT | 0 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  | 1,2 |  | D, D | 1 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  | 3,4 |  | D_\#, | 1 | 1 | 1 | 1 | 1 | 0 | 000 | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 | - |
|  |  | ... |  | repeat pattern 1...4 until nRAS - 1, truncate if necessary |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | nRAS |  | PRE | 0 | 1 | 0 | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | , | 0 | - |
|  |  | ... |  | repeat pattern $1 . .44$ until nRC - 1 , truncate if necessary |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 1 | 1*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=001$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 2 | 2*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=010$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 3 | 3*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=011$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 4 | 4*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=100$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 5 | 5*nRC | repeat Logical Rank-loop 0, use $\mathrm{C}[2: 0]^{2}=101$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 6 | 6*nRC | repeat Logical Rank-loop 0, use $\mathrm{C}[2: 0]^{2}=110$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 7 | 7*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=111$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 1 |  | 8*nRC | repeat Sub-Loop 0, use BG[1:0] = 1, BA[1:0] = $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 2 |  | 16*nRC | repeat Sub-Loop 0, use BG[1:0] = 0, BA[1:0] = $\mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 3 |  | 24*nRC | repeat Sub-Loop 0, use BG[1:0] = 1, BA[1:0] = 3 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 4 |  | $32 * n R C$ | repeat Sub-Loop 0, use BG[1:0] = 0, BA[1:0] = $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 5 |  | 40*nRC | repeat Sub-Loop 0, use BG[1:0] = 1, BA[1:0] = $\mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 6 |  | 48*nRC | repeat Sub-Loop 0, use BG[1:0] = 0, BA[1:0] = $\mathbf{3}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 7 |  | 56*nRC | repeat Sub-Loop 0, use BG[1:0] = 1, BA[1:0] = $\mathbf{0}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 8 |  | 64*nRC | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] = $\mathbf{0}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 9 |  | $72 *$ nRC | repeat Sub-Loop 0, use BG[1:0] = 3, BA[1:0] = $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 10 |  | $80 * n R C$ | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] = 2 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 11 |  | 88*nRC | repeat Sub-Loop 0, use BG[1:0] = 3, BA[1:0] = $\mathbf{3}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 12 |  | 96*nRC | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] = $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 13 |  | 104*nRC | repeat Sub-Loop 0, use BG[1:0] = 3, BA[1:0] = $\mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 14 |  | $112 * \mathrm{nRC}$ | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] = $\mathbf{3}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 15 |  | 120*nRC | repeat Sub-Loop 0, use BG[1:0] = 3, BA[1:0] = $\mathbf{0}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## NOTE:

1 .DQS_t, DQS_c are VDDQ.
2. C 2 is a don't care for 2 H and 4 H 3 DS devices. C 1 is a don't care for 2 H 3DS devices.
3. DQ signals are VDDQ.

Table 4 - IDD1, IDD1A and IPP1 Measurement-Loop Pattern ${ }^{\mathbf{1}}$

|  | $\underset{\mathbf{U}}{\underset{\text { 区 }}{\prime}}$ |  |  |  | $\begin{aligned} & \text { 흘 } \\ & \text { © } \\ & \text { E } \\ & \text { O } \end{aligned}$ | $\begin{aligned} & \Sigma_{1} \\ & \boldsymbol{O} \end{aligned}$ |  |  |  |  | $\stackrel{\bullet}{\mathbf{\circ}}$ | $$ |  |  |  |  | $\begin{aligned} & \text { Q } \\ & \stackrel{4}{6} \\ & \hline 0 \\ & \underset{4}{4} \end{aligned}$ |  | $$ | - | Data ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 | 0 | ACT | 0 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  |  |  | 1,2 | D, D | 1 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  |  |  | 3, 4 | D\#, D\# | 1 | 1 | 1 | 1 | 1 | 0 | 000 | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 | - |
|  |  |  |  | ... | repeat pattern 1... 4 until nRCD - AL - 1, truncate if necessary |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | nRCD -AL | RD | 0 | 1 | 1 | 0 | 1 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { D0=00, D1=FF } \\ & \text { D2=FF, D3=00 } \\ & \text { D4=FF, D5=00 } \\ & \text { D6=00, D7 }=\text { FF } \end{aligned}$ |
|  |  |  |  | $\ldots$ | repeat pattern 1... 4 until nRAS - 1, truncate if necessary |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | nRAS | PRE | 0 | 1 | 0 | 1 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  |  |  | ... | repeat pattern 1...4 until nRC - 1, truncate if necessary |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 | 1*nRC | repeat Logical Rank-loop 0, use $\mathrm{C}[2: 0]^{2}=001$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 2 | 2*nRC | repeat Logical Rank-loop 0, use $\mathrm{C}[2: 0]^{2}=010$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 3 | 3*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=011$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 4 | 4*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=100$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 5 | 5*nRC | repeat Logical Rank-loop 0, use $\mathrm{C}[2: 0]^{2}=101$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 6 | 6*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=110$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 듲 |  | 7 | 7*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=111$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | - | 1 | 0 | $8^{*} \mathrm{nRC}+0$ | ACT | 0 | 0 | 0 | 1 | 1 | 0 | 000 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  | $\left\lvert\, \begin{aligned} & 0 \\ & \end{aligned}\right.$ |  |  | 8*nRC + 1, 2 | D, D | 1 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  | - |  |  | 8*nRC + 3, 4 | D\#, D\# | 1 | 1 | 1 | 1 | 1 | 0 | 000 | $3^{\text {b }}$ | 3 | 0 | 0 | 0 | 7 | F | 0 | - |
|  |  |  |  | $\ldots$ | repeat pattern nRC + 1... 4 until $1^{*}$ nRC + nRAS - 1, truncate if necessary |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | $\begin{aligned} & 8^{*} \text { nRC + nRCD } \\ & -\mathrm{AL} \end{aligned}$ | RD | 0 | 1 | 1 | 0 | 1 | 0 | 000 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { D0=FF, D1=00 } \\ & \text { D2=00, D3=FF } \\ & \text { D4=00, D5=FF } \\ & \text { D6=FF, D7 }=00 \end{aligned}$ |
|  |  |  |  |  | repeat pattern 1... 4 until nRAS - 1, truncate if necessary |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 8*nRC + nRAS | PRE | 0 | 1 | 0 | 1 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  |  |  | $\cdots$ | repeat nRC + 1...4 until $2 * n R C-1$, truncate if necessary |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 | 9*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=001$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 2 | 10*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=010$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 3 | $11 * n R C$ | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=011$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 4 | 12*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=100$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 5 | 13*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=101$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 6 | 14*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=110$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 7 | 15*nRC | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=111$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 2 |  | 16*nRC | repeat Sub-Loop 0, use BG[1:0] = 0, BA[1:0] = 2 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



NOTE:

1. DQS_t, DQS_c are used according to RD Commands, otherwise VDDQ
2. C 2 is a don't care for 2 H and 4 H 3 DS devices. C 1 is a don't care for 2 H 3DS devices.
3. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are VDDQ.

Table 5 －IDD2N，IDD2NA，IDD2NL，IDD2NG，IDD2ND，IDD2N＿par，IPP2，IDD3N， IDD3NA and IDD3P Measurement－Loop Pattern ${ }^{1}$

| $\begin{aligned} & u_{1} \\ & y_{u}^{\prime} \\ & \underset{y}{\prime} \\ & \underset{y}{n} \end{aligned}$ | $\underset{\text { ய }}{\text { ய }}$ |  | 见 㐫 | $\begin{aligned} & \text { 등 } \\ & \text { O } \\ & \text { E } \\ & \text { EO } \end{aligned}$ | $\begin{gathered} \varepsilon_{1} \\ \boldsymbol{y} \end{gathered}$ | $\begin{gathered} \text { ᄃ } \\ \underset{4}{\prime} \end{gathered}$ | RAS_n/A16 |  |  | $\stackrel{\text { 上 }}{6}$ | $\begin{gathered} N_{0}^{6} \\ \underset{\sim}{\mathbf{N}} \end{gathered}$ | $\begin{aligned} & N \\ & \underset{\sim}{0} \\ & \underset{\sim}{U} \\ & 0 \end{aligned}$ | $$ |  | $\begin{aligned} & \overrightarrow{7} \\ & \underset{\sim}{m} \\ & \underset{N}{\prime} \\ & \overrightarrow{4} \\ & \stackrel{1}{4} \end{aligned}$ | $\begin{aligned} & \text { 문 } \\ & \stackrel{i}{2} \\ & \stackrel{7}{4} \end{aligned}$ | $\begin{gathered} \text { Ti} \\ \text { ör } \\ \hline \end{gathered}$ | $$ | － | Data ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 | D，D | 1 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1 | D，D | 1 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 2 | D\＃，D\＃ | 1 | 1 | 1 | 1 | 1 | 0 | 000 | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 | 0 |
|  |  |  | 3 | D\＃，D\＃ | 1 | 1 | 1 | 1 | 1 | 0 | 000 | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 | 0 |
|  |  | 1 | 4－7 | repeat Sub－Loop 0，use BG［1：0］＝1，BA［1：0］＝ $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 2 | 8－11 | repeat Sub－Loop 0，use BG［1：0］＝0，BA［1：0］＝ 2 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 3 | 12－15 | repeat Sub－Loop 0，use BG［1：0］＝1，BA［1：0］＝ 3 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 4 | 16－19 | repeat Sub－Loop 0，use BG［1：0］＝0，BA［1：0］＝ $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 5 | 20－23 | repeat Sub－Loop 0，use BG［1：0］＝1，BA［1：0］＝ $\mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 6 | 24－27 | repeat Sub－Loop 0，use BG［1：0］＝0，BA［1：0］＝ 3 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 7 | 28－31 | repeat Sub－Loop 0，use BG［1：0］＝1，BA［1：0］＝ $\mathbf{0}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 8 | 32－35 | repeat Sub－Loop 0，use BG［1：0］＝2，BA［1：0］＝ $\mathbf{0}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 9 | 36－39 | repeat Sub－Loop 0，use BG［1：0］＝3，BA［1：0］＝ 1 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 10 | 40－43 | repeat Sub－Loop 0，use BG［1：0］＝2，BA［1：0］＝ $\mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 11 | 44－47 | repeat Sub－Loop 0，use BG［1：0］＝3，BA［1：0］＝ 3 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 12 | 48－51 | repeat Sub－Loop 0，use BG［1：0］＝2，BA［1：0］＝ $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 13 | 52－55 | repeat Sub－Loop 0，use BG［1：0］＝3，BA［1：0］＝ 2 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 14 | 56－59 | repeat Sub－Loop 0，use BG［1：0］＝2，BA［1：0］＝ 3 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 15 | 60－63 | repeat Sub－Loop 0，use BG［1：0］＝3，BA［1：0］＝ 0 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## NOTE：

1．DQS＿t，DQS＿c are VDDQ．
2． C 2 is a don＇t care for 2 H and 4 H 3 DS devices． C 1 is a don＇t care for 2 H 3 DS devices．
3． DQ signals are VDDQ．

Table 6 - IDD2NT and IDDQ2NT Measurement-Loop Pattern ${ }^{1}$

| $\begin{aligned} & u_{1} \\ & \underset{y}{y} \\ & \underset{y}{\prime} \\ & \underset{y}{\prime} \end{aligned}$ | $\underset{\mathbf{U}}{\underset{\text { w }}{\prime}}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \frac{1}{3} \\ & \hat{0} \end{aligned}$ | o 㐫 | $\begin{aligned} & \text { 등 } \\ & \text { O } \\ & \text { E } \\ & \text { EO } \end{aligned}$ | $\begin{gathered} E_{1} \\ y^{\prime} \end{gathered}$ | $\begin{gathered} \varepsilon_{1} \\ \vdots \end{gathered}$ | $\begin{array}{\|c} \hline 0 \\ \underset{1}{1} \\ \vdots \\ \vdots \\ \text { n } \\ \vdots \end{array}$ |  |  | $\stackrel{\vdash}{\circ}$ | $N$ <br> $\underset{\sim}{N}$ <br>  | $\begin{aligned} & \underset{\sim}{\ddot{H}} \\ & \stackrel{\text { H}}{0} \end{aligned}$ | $\begin{gathered} \underset{\sim}{0} \\ \underset{\sim}{4} \\ \hline \mathbf{\infty} \end{gathered}$ | $\begin{aligned} & \mathrm{c}_{1} \\ & \mathrm{u} \\ & \underset{\sim}{\mathrm{~N}} \\ & \underset{4}{2} \end{aligned}$ |  |  | $\begin{gathered} \uparrow \\ \stackrel{\uparrow}{0} \end{gathered}$ |  |  | Data ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 | D, D | 1 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  |  | 1 | D, D | 1 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  |  | 2 | D\#, D\# | 1 | 1 | 1 | 1 | 1 | 0 | 000 | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 | - |
|  |  |  | 3 | D\#, D\# | 1 | 1 | 1 | 1 | 1 | 0 | 000 | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 | - |
|  |  | 1 | 4-7 | repeat Sub-Loop 0, but ODT = 1 and BG[1:0] = 1, BA[1:0] = $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 2 | 8-11 | repeat Sub-Loop 0, but ODT $=0$ and $\mathbf{B G}[\mathbf{1 : 0 ] ~ = ~ 0 , ~ B A [ 1 : 0 ] ~}=\mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 3 | 12-15 | repeat Sub-Loop 0, but ODT = 1 and BG[1:0] = 1, BA[1:0] = $\mathbf{3}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 4 | 16-19 | repeat Sub-Loop 0, but ODT $=0$ and $\mathbf{B G}[\mathbf{1 : 0 ] ~ = ~ 0 , ~ B A [ 1 : 0 ] ~ = ~} \mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 5 | 20-23 | repeat Sub-Loop 0, but ODT = 1 and BG[1:0] = 1, BA[1:0] = $\mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 6 | 24-27 | repeat Sub-Loop 0, but ODT $=0$ and $\mathbf{B G}[1: 0]=0, B A[1: 0]=3$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 7 | 28-31 | repeat Sub-Loop 0, but ODT $=1$ and $\mathbf{B G}[\mathbf{1 : 0 ] ~ = ~ 1 , ~ B A [ 1 : 0 ] ~}=\mathbf{0}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 8 | 32-35 | repeat Sub-Loop 0, but ODT $=0$ and $\mathbf{B G}[1: 0]=2, B A[1: 0]=0 ~ i n s t e a d ~$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 9 | 36-39 | repeat Sub-Loop 0, but ODT = 1 and BG[1:0] = 3, BA[1:0] = $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 10 | 40-43 | repeat Sub-Loop 0, but ODT $=0$ and $\mathbf{B G}[\mathbf{1 : 0 ] ~ = ~ 2 , ~ B A [ 1 : 0 ] ~ = ~} \mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 11 | 44-47 | repeat Sub-Loop 0, but ODT = 1 and BG[1:0] = 3, BA[1:0] = 3 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 12 | 48-51 | repeat Sub-Loop 0, but ODT $=0$ and $\mathbf{B G}[\mathbf{1 : 0 ] ~ = ~ 2 , ~ B A [ 1 : 0 ] ~ = ~} \mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 13 | 52-55 | repeat Sub-Loop 0, but ODT $=1$ and $\mathbf{B G}[\mathbf{1 : 0 ] ~ = ~ 3 , ~ B A [ 1 : 0 ] ~}=\mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 14 | 56-59 | repeat Sub-Loop 0, but ODT $=0$ and $\mathbf{B G}[1: 0]=2, B A[1: 0]=3$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 15 | 60-63 | repeat Sub-Loop 0, but ODT = 1 and BG[1:0] = 3, BA[1:0] = $\mathbf{0}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## NOTE:

1. DQS_t, DQS_c are VDDQ.
2. C 2 is a don't care for 2 H and 4 H 3 DS devices. C 1 is a don't care for 2 H 3 DS devices.
3. $D Q$ signals are VDDQ.

Table 7 - IDD4R, IDDR4RA and IDDQ4R Measurement-Loop Pattern ${ }^{1}$

| $\begin{array}{\|l} \hline y_{1} \\ y_{0} \\ y_{1} \\ y_{1} \end{array}$ | $\underset{\sim}{\underset{\sim}{\mathbf{w}}}$ |  |  | $\begin{aligned} & \circ \\ & \hline \end{aligned}$ |  |  |  |  |  |  | - | $\begin{aligned} & \text { N } \\ & \stackrel{\text { in }}{0} \end{aligned}$ | $\begin{aligned} & \underset{\sim}{\ddot{3}} \\ & \stackrel{\rightharpoonup}{\ddot{O}} \end{aligned}$ |  | $\begin{aligned} & \varepsilon_{1} \\ & u_{1} \\ & \underset{\sim}{\sim} \\ & \hline \end{aligned}$ |  |  | $\begin{array}{r} \underset{\sim}{\ddot{0}} \\ \stackrel{y}{4} \end{array}$ | $\begin{aligned} & m \\ & \stackrel{m}{6} \\ & \dot{<} \end{aligned}$ | ¢ | Data ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 을 } \\ & \text { 高 } \\ & \hline \end{aligned}$ | 0 |  | 0 | 0 | RD | 0 | 1 | 1 | 0 | 1 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{aligned} & \text { D0 }=00, \text { D1 }=\text { FF } \\ & \text { D2 }=\text { FF, D3 }=00 \\ & \text { D4 }=\text { FF, D5 }=00 \\ & \text { D6 }=00, \text { D7 }=\text { FF } \end{aligned}$ |
|  |  |  | 1 | D | 1 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  |  | 2,3 | D\#, D\# | 1 | 1 | 1 | 1 | 1 | 0 | 000 | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 | - |
|  |  | 1 |  |  | 4 | RD | 0 | 1 | 1 | 0 | 1 0 | 0 | 000 | 1 | 1 | 0 | 0 | 0 | 7 | F | 0 | $\begin{aligned} & \text { D0 }=\text { FF, D1 }=00 \\ & \text { D2 }=00, \text { D3 }=\text { FF } \\ & \text { D4 }=00, \text { D5 }=F F \\ & \text { D6 }=F F, \text { D7 }=00 \end{aligned}$ |
|  |  |  |  |  | 5 | D | 1 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | , | 0 | 0 | 0 | - |
|  |  |  |  | 6,7 | D\#, D\# | 1 | 1 | 1 | 1 | 1 | 0 | 000 | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 | - |
|  |  | 2 |  | 8-11 | repeat Sub-Loop 0, use BG[1:0] = 0, BA[1:0] = $\mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 3 |  | 12-15 | repeat Sub-Loop 1, use BG[1:0] = 1, BA[1:0] = $\mathbf{3}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 4 |  | 16-19 | repeat Sub-Loop 0, use BG[1:0] = 0, BA[1:0] = $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 5 |  | 20-23 | repeat Sub-Loop 1, use BG[1:0] = 1, BA[1:0] = $\mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 6 |  | 24-27 | repeat Sub-Loop 0, use BG[1:0] = 0, BA[1:0] = $\mathbf{3}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 7 |  | 28-31 | repeat Sub-Loop 1, use BG[1:0] = 1, BA[1:0] = $\mathbf{0}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 8 |  | 32-35 | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] = $\mathbf{0}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 9 |  | 36-39 | repeat Sub-Loop 1, use BG[1:0] = 3, BA[1:0] = $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 10 |  | 40-43 | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] = $\mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 11 |  | 44-47 | repeat Sub-Loop 1, use BG[1:0] = 3, BA[1:0] = $\mathbf{3}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 12 |  | 48-51 | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] = $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 13 |  | 52-55 | repeat Sub-Loop 1, use BG[1:0] = 3, BA[1:0] = $\mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 14 |  | 56-59 | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] = $\mathbf{3}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 15 |  | 60-63 | repeat Sub-Loop 1, use BG[1:0] = 3, BA[1:0] = $\mathbf{0}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 | 64-127 | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=001$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 2 | 128-191 | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=010$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 3 | 192-255 | repeat Logical Rank-loop 0, use $\mathrm{C}[2: 0]^{2}=011$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 4 | 256-319 | repeat Logical Rank-loop 0, use C[2:0] ${ }^{2}=100$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 5 | 320-383 | repeat Logical Rank-loop 0, use $\mathrm{C}[2: 0]^{2}=101$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 6 | 384-447 | repeat Logical Rank-loop 0, use $\mathrm{C}[2: 0]^{2}=110$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 7 | 448-511 | repeat Logical Rank-loop 0, use $\mathrm{C}[2: 0]^{2}=111$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## NOTE :

1. DQS_t, DQS_c are used according to RD Commands, otherwise VDDQ.
2. C 2 is a don't care for 2 H and 4 H 3 DS devices. C 1 is a don't care for 2 H 3 DS devices.
3. Burst Sequence driven on each DQ signal by Read Command.

Table 8 - IDD4W, IDD4WA and IDD4W_par Measurement-Loop Pattern ${ }^{1}$


## NOTE :

1. DQS_t, DQS_c are used according to WR Commands, otherwise VDDQ.
2. C 2 is a don't care for 2 H and 4 H 3 DS devices. C 1 is a don't care for 2 H 3DS devices.
3. Burst Sequence driven on each DQ signal by Write Command.

Table 9 - IDD4WC Measurement-Loop Pattern ${ }^{1}$

|  | $\underset{\mathbf{U}}{\underset{\text { 区 }}{\prime}}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  | $\begin{aligned} & \Sigma_{1} \\ & Y^{2} \end{aligned}$ | $\begin{aligned} & E_{1} \\ & \mathbf{H}_{4} \end{aligned}$ |  | $n$ $\vdots$ $\vdots$ $\vdots$ $\vdots$ $\vdots$ $\vdots$ |  | $\stackrel{\vdash}{\circ}$ |  |  |  | $\begin{gathered} \underset{\sim}{2} \\ \underset{\sim}{4} \\ \underset{\infty}{2} \end{gathered}$ | $\begin{aligned} & c_{1} \\ & u \\ & \text { m } \\ & \underset{\sim}{\prime} \end{aligned}$ |  | $\begin{aligned} & \text { 민 } \\ & \stackrel{0}{6} \\ & \underset{4}{4} \end{aligned}$ | $\begin{gathered} \underset{1}{~} \\ \stackrel{\rightharpoonup}{4} \end{gathered}$ | $\begin{aligned} & \underset{M}{9} \\ & \stackrel{6}{6} \end{aligned}$ | $\begin{gathered} \underset{\sim}{N} \\ \underset{\sim}{4} \end{gathered}$ | Data ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 気 } \\ & \overline{-} \\ & \text { O} \\ & \hline \end{aligned}$ |  | 0 | 0 | WR | 0 | 1 | 1 | 0 | 1 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { D0 }=00, \mathrm{D} 1=\mathrm{FF} \\ \mathrm{D} 2=\mathrm{FF}, \mathrm{D} 3=00 \\ \mathrm{D} 4=\mathrm{FF}, \mathrm{D} 5=00 \\ \text { D6 }=00, \mathrm{D} 7=\mathrm{FF} \\ \text { D8 }=\text { CRC } \end{gathered}$ |
|  |  |  | 1,2 | D, D | 1 | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  |  | 3,4 | D\#, D\# | 1 | 1 | 1 | 1 | 1 | 0 |  |  | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 | - |
|  |  |  | 5 | WR | 0 | 1 | 1 | 0 | 1 | 0 |  |  | 1 | 1 | 0 | 0 | 0 | 7 | F | 0 | D0=FF, D1=00 <br> D2 $=00, \mathrm{D} 3=F F$ <br> D4=00, D5 = FF <br> D6=FF, D7=00 <br> D8=CRC |
|  |  |  | 6,7 | D, D | 1 | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  |  | 8,9 | D\#, D\# | 1 | 1 | 1 | 1 | 1 | 0 |  |  | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 | - |
|  |  | 2 | 10-14 | repeat Sub-Loop 0, use BG[1:0] = 0, BA[1:0] = 2 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 3 | 15-19 | repeat Sub-Loop 1, use BG[1:0] = 1, BA[1:0] = $\mathbf{3}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 4 | 20-24 | repeat Sub-Loop 0, use BG[1:0] = 0, BA[1:0] = $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 5 | 25-29 | repeat Sub-Loop 1, use BG[1:0] = 1, BA[1:0] = $\mathbf{2}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 6 | 30-34 | repeat Sub-Loop 0, use BG[1:0] = 0, BA[1:0] = $\mathbf{3}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 7 | 35-39 | repeat Sub-Loop 1, use BG[1:0] = 1, BA[1:0] = $\mathbf{0}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 8 | 40-44 | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] = $\mathbf{0}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 9 | 45-49 | repeat Sub-Loop 1, use BG[1:0] = 3, BA[1:0] = 1 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 10 | 50-54 | repeat Sub-Loop 0, use BG[1:0] ${ }^{\mathbf{2}} \mathbf{= 2 , B A [ 1 : 0 ] = 2} \mathbf{~ i n s t e a d ~}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 11 | 55-59 | repeat Sub-Loop 1, use BG[1:0] = 3, BA[1:0] = $\mathbf{3}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 12 | 60-64 | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] = $\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 13 | 65-69 | repeat Sub-Loop 1, use BG[1:0] = 3, BA[1:0] = 2 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 14 | 70-74 | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] = 3 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 15 | 75-79 | repeat Sub-Loop 1, use BG[1:0] = 3, BA[1:0] = 0 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## NOTE :

1. DQS_t, DQS_c are used according to RD Commands, otherwise VDDQ.
2. C 2 is a don't care for 2 H and 4 H 3 DS devices. C 1 is a don't care for 2 H 3 DS devices.
3. Burst Sequence driven on each DQ signal by Write Command.

Table 10 - IDD5B1 Measurement-Loop Pattern ${ }^{1}$


NOTE:

1. DQS_t, DQS_c are VDDQ.
2. C 2 is a don't care for 2 H and 4 H 3DS devices. C 1 is a don't care for 2 H 3 DS devices.
3. $D Q$ signals are VDDQ.

Table 11 - IDD5B2 Measurement-Loop Pattern ${ }^{1}$

|  |  |  |  |  |  | ${ }^{5}$ | C |  |  |  | - | $\begin{aligned} & \text { N } \\ & \underset{\sim}{2} \\ & \underset{\sim}{2} \end{aligned}$ |  |  | $\begin{array}{\|c\|} \hline E_{1} \\ u_{0} \\ \underset{\sim}{n} \\ \underset{4}{ } \\ \hline \end{array}$ | $\begin{aligned} & \underset{\sim}{7} \\ & \underset{\sim}{n} \\ & \underset{\sim}{1} \\ & \underset{4}{7} \end{aligned}$ | $$ | $\begin{aligned} & \underset{\sim}{\mathrm{O}} \\ & \stackrel{\rightharpoonup}{\mathrm{O}} \end{aligned}$ | $\begin{aligned} & \mathbf{m} \\ & \stackrel{\rightharpoonup}{6} \\ & \stackrel{4}{4} \end{aligned}$ | $\begin{aligned} & \text { O} \\ & \stackrel{\rightharpoonup}{\mathbf{N}} \\ & \hline \end{aligned}$ | Data ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 음 <br> $\vdots$ <br> 0 |  | 0 | 0 | 0 | REF | 0 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  | 1 |  | 1 | D | 1 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  |  |  | 2 | D | 1 | 0 | 0 | 0 | 0 | 0 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  |  |  | 3 | D\#, D\# | 1 | 1 | 1 | 1 | 1 | 0 | 000 | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 | - |
|  |  |  |  | 4 | D\#, D\# | 1 | 1 | 1 | 1 | 1 | 0 | 000 | 3 | 3 | 0 | 0 | 0 | 7 | F | 0 | - |
|  |  |  |  | 4-7 | repeat pattern 1...4, use BG[1:0] = 1, BA[1:0] = 1 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 8-11 | repeat pattern $1 . .4$, use BG[1:0] = 0, BA[1:0] $=2$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 12-15 | repeat pattern 1...4, use BG[1:0] = 1, BA[1:0] = 3 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 16-19 | repeat pattern $1 . .4$, use BG[1:0] = 0, BA[1:0] $=\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 20-23 | repeat pattern $1 . .4$, use BG[1:0] = 1, BA[1:0] $=2$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 24-27 | repeat pattern 1...4, use BG[1:0] = 0, BA[1:0] = 3 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 28-31 | repeat pattern $1 . .4$, use BG[1:0] = 1, BA[1:0] $=0$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 32-35 | repeat pattern $1 . .4$, use BG[1:0] = 2, BA[1:0] $=0$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 36-39 | repeat pattern 1...4, use BG[1:0] = 3, BA[1:0] = 1 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 40-43 | repeat pattern 1...4, use BG[1:0] = 2, BA[1:0] = 2 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 44-47 | repeat pattern 1...4, use BG[1:0] = 3, BA[1:0] = 3 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 48-51 | repeat pattern $1 . .4$, use BG[1:0] = 2, BA[1:0] $=\mathbf{1}$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 52-55 | repeat pattern $1 . .4$, use BG[1:0] = 3, BA[1:0] $=2$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 56-59 | repeat pattern $1 . .4$, use BG[1:0] = 2, BA[1:0] $=3$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  | 60-63 | repeat pattern 1...4, use BG[1:0] = 3, BA[1:0] $=0$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 2 |  | 64 ... nRFC_slr - 1 | repeat Sub-Loop 1, until nRFC_slr - 1, Truncate, if necessary |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 1 | $\begin{aligned} & \text { nRFC_slr... } \\ & \text { 2*nRF-C_slr - } \end{aligned}$ | repeat Logical Rank-loop 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 2 | $\begin{aligned} & \text { 2RFC_slr... } \\ & \text { 3*nRF-C_slr - } 1 \end{aligned}$ | repeat Logical Rank-loop 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 3 | $\begin{aligned} & \text { 3RFC_slr... } \\ & \text { 4*nRF-C_slr - } 1 \end{aligned}$ | repeat Logical Rank-loop 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 4 | $\begin{aligned} & \text { 4RFC_slr... } \\ & \text { 5*nRF-C_slr - } 1 \end{aligned}$ | repeat Logical Rank-loop 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 5 | $\begin{aligned} & \text { 5RFC_slr... } \\ & \text { 6*nRF-C_slr - } \end{aligned}$ | repeat Logical Rank-loop 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 6 | $\begin{aligned} & \text { 6RFC_slr... } \\ & \text { 7*nRF-C_slr - } \end{aligned}$ | repeat Logical Rank-loop 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 7 | $\begin{aligned} & \text { 7RFC_slr... } \\ & \text { 8*nRF-C_slr - } 1 \end{aligned}$ | repeat Logical Rank-loop 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

NOTE:

1. DQS_t, DQS_c are VDDQ.
2. C 2 is a don't care for 2 H and 4 H 3DS devices. C 1 is a don't care for 2 H 3 DS devices.
3. DQ signals are VDDQ.

Table 12 - IDD7 Measurement-Loop Pattern ${ }^{1}$

| U |  |  |  | $\begin{aligned} & \text { D} \\ & \text { N } \\ & \text { E } \\ & \text { E } \\ & 0 \end{aligned}$ | ${ }_{5}^{5}$ | $\begin{gathered} \varepsilon_{1} \\ \vdots \\ \mathbf{U} \end{gathered}$ |  |  |  | $\stackrel{\bullet}{\mathbf{\circ}}$ | $\begin{aligned} & \text { N } \\ & \underset{\sim}{\dot{N}} \\ & \underset{U}{\mathbf{U}} \end{aligned}$ |  |  |  |  |  | $\begin{array}{\|c} \substack{1 \\ \vdots \\ \vdots \\ \vdots} \end{array}$ |  | $$ | Data ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 0 | ACT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  |  | 1 | RDA | 0 | 1 | 1 | 0 | 1 | 0 |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $\begin{aligned} & \mathrm{D} 0=00, \mathrm{D} 1=\mathrm{FF} \\ & \mathrm{D} 2=\mathrm{FF}, \mathrm{D} 3=00 \\ & \mathrm{D} 4=\mathrm{FF}, \mathrm{D} 5=00 \\ & \mathrm{D} 6=00, \mathrm{D} 7=\mathrm{FF} \end{aligned}$ |
|  |  |  | 2 | D | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - - |
|  |  |  | 3 | D\# | 1 | 1 | 1 | 1 | 1 | 0 | 0 | $3^{2}$ | 3 | 0 | 0 | 0 | 7 | F | 0 | - |
|  |  |  | ... | repe |  |  | 2. |  | , |  |  |  | CD |  | Tru |  | if | nec | essa |  |
|  |  | 1 | nRRD | ACT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | \| |
|  |  |  | nRRD + 1 | RDA | 0 | 1 | 1 | 0 | 1 | 0 |  | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $\begin{aligned} & \mathrm{D} 0=\mathrm{FF}, \mathrm{D1}=00 \\ & \mathrm{D} 2=00, \mathrm{D} 3=\mathrm{FF} \\ & \mathrm{D} 4=00, \mathrm{D} 5=\mathrm{FF} \\ & \mathrm{D} 6=\mathrm{FF}, \mathrm{D} 7=00 \end{aligned}$ |
|  |  |  | $\ldots$ | repeat pattern $2 \ldots 3$ until $2 *$ nRRD - 1, if nRCD $>4$. Truncate if necessary |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 2 | 2*nRRD | repeat Sub-Loop 0, use BG[1:0] = 0, BA[1:0] = 2 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 3 | 3*nRRD | repeat Sub-Loop 1, use BG[1:0] = 1, BA[1:0] = 3 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 4 | 4*nRRD | repeat pattern $2 \ldots 3$ until nFAW - 1, if nFAW > 4*nRCD. Truncate if necessary |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 5 | nFAW | repeat Sub-Loop 0, use BG[1:0] = 0, BA[1:0] = 1 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 6 | nFAW + nRRD | repeat Sub-Loop 1, use BG[1:0] = 1, BA[1:0] = 2 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 7 | nFAW + 2*nRRD | repeat Sub-Loop 0, use BG[1:0] = 0, BA[1:0] $=3$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 8 | nFAW + 3*nRRD | repeat Sub-Loop 1, use BG[1:0] = 1, BA[1:0] = 0 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 9 | nFAW + 4*nRRD | repeat Sub-Loop 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 10 | 2*nFAW | repeat Sub-Loop 0, use BG[1:0] = 2, BA [1:0] $=0$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 11 | 2*nFAW + nRRD | repeat Sub-Loop 1, use BG[1:0] = 3, BA[1:0] = 1 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 12 | 2*nFAW + 2*nRRD | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] = 2 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 13 | 2*nFAW + 3*nRRD | repeat Sub-Loop 1, use BG[1:0] = 3, BA[1:0] = 3 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 14 | 2*nFAW + 4*nRRD | repeat Sub-Loop 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 15 | 3*nFAW | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] $=1$ instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 16 | $3{ }^{*}$ nFAW + nRRD | repeat Sub-Loop 1, use BG[1:0] = 3, BA[1:0] = 2 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 17 | $3^{*} \mathrm{nFAW}+2^{*} \mathrm{nRRD}$ | repeat Sub-Loop 0, use BG[1:0] = 2, BA[1:0] = 3 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 18 | $3^{*} \mathrm{nFAW}+3^{*} \mathrm{nRRD}$ | repeat Sub-Loop 1, use BG[1:0] = 3, BA[1:0] = 0 instead |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 19 | $3^{*} \mathrm{nFAW}+4^{*} \mathrm{nRRD}$ | repeat Sub-Loop 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 20 | 4*nFAW | repeat pattern 2 ... 3 until nRC - 1, if nRC > 4*nFAW. Truncate if necessary |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## NOTE:

1. DQS_t, DQS_c are VDDQ.
2. C 2 is a don't care for 2 H and 4 H 3 DS devices. C 1 is a don't care for 2 H 3 DS devices.
3. Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are VDDQ.

## IDD Specifications

Module IDD values in the datasheet are only a calculation based on the component IDD spec and register power. The actual measurements may vary according to DQ loading cap.

## 256GB, 32Gx 72 LR-DIMM: <br> HMAT14JWRLB126N/HMAT14JWRLB189N/HMAT14JXSLB126N/HMAT14JXSLB189N

| IDD |  |  | unit | note |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | 2933 | 3200 |  |  |
| IDD0 | 3231 | 3280 | mA |  |
| IDD0A | 3231 | 3280 | mA |  |
| IDD1 | 3378 | 3446 | mA |  |
| IDD1A | 3449 | 3517 | mA |  |
| IDD2N | 3116 | 3165 | mA |  |
| IDD2NA | 3117 | 3166 | mA |  |
| IDD2NT | 3256 | 3341 | mA |  |
| IDD2NL | 2718 | 2768 | mA |  |
| IDD2NG | 3093 | 3142 | mA |  |
| IDD2ND | 3009 | 3058 | mA |  |
| IDD2NP | 3033 | 3118 | mA |  |
| IDD2P | 2333 | 2385 | mA |  |
| IDD2Q | 2946 | 3032 | mA |  |
| IDD3N | 3562 | 3575 | mA |  |
| IDD3NA | 3533 | 3582 | mA |  |
| IDD3P | 2820 | 2873 | mA |  |
| IDD4R | 5182 | 5358 | mA |  |
| IDD4RA | 5235 | 5411 | mA |  |
| IDD4W | 5486 | 5662 | mA |  |
| IDD4WA | 5574 | 5751 | mA |  |
| IDD4WC | 5369 | 5527 | mA |  |
| IDD4WP | 5848 | 6024 | mA |  |
| IDD5B1 | 16779 | 16828 | mA |  |
| IDD5F2 | 12256 | 12305 | mA |  |
| IDD5F4 | 10540 | 10571 | mA |  |
| IDD6N | 2859 | 2859 | mA |  |
| IDD6E | 4466 | 4466 | mA |  |
| IDD6R | 1333 | 1333 | mA |  |
| IDD6A | 4476 | 4476 | mA |  |
| IDD7 | 5910 | 6194 | mA |  |
| IDD8 | 693 | 693 | mA |  |


| IPP |  |  |  | unit |
| :---: | :---: | :---: | :---: | :---: |
| note |  |  |  |  |
| Symbol | $\mathbf{2 9 3 3}$ | $\mathbf{3 2 0 0}$ |  |  |
| IPP0 | 378 | 378 | mA |  |
| IPP1 | 380 | 380 | mA |  |
| IPP2N | 347 | 347 | mA |  |
| IPP2P | 283 | 283 | mA |  |
| IPP3N | 363 | 363 | mA |  |
| IPP3P | 314 | 314 | mA |  |
| IPP4R | 419 | 419 | mA |  |
| IPP4W | 416 | 416 | mA |  |
| IPP5B1 | 2832 | 2832 | mA |  |
| IPP5F2 | 1792 | 1792 | mA |  |
| IPP5F4 | 1482 | 1482 | mA |  |
| IPP6N | 504 | 504 | mA |  |
| IPP6E | 788 | 788 | mA |  |
| IPP6R | 320 | 320 | mA |  |
| IPP6A | 735 | 735 | mA |  |
| IPP7 | 734 | 734 | mA |  |
| IPP8 | 284 | 284 | mA |  |

## Module Dimensions

32Gx72 LRDIMM : HMAT14JWRLB126N / HMAT14JWRLB189N / HMAT14JXSLB126N / HMAT14JXSLB189N


## Note:

1. $\pm 0.13$ tolerance on all dimensions unless otherwise stated.
2. The dimensional diagram is for reference only.

Units: millimeters

