



MCP Specification

2Gb SLC NAND Flash (X8) + 2Gb LPDDR2 (X16)

2Gb SLC NAND Flash (X8) + 2Gb LPDDR2 (X32)

Nanya Technology Corporation




Ordering Information

MCP	NAND				DRAM			
Part Number	Type	Density (Org.)	Program Time	Erase Time	Type	Density (Org.)	Speed	RL
NM1282KSLAXAL-3B	SLC	2Gb (256Mb X 8)	300µs	3.5ms	LPDDR2	2Gb (64Mb X 32)	1066	8
NM1282NSLAXAL-3B ¹	SLC	2Gb (256Mb X 8)	300µs	3.5ms	LPDDR2	2Gb (128Mb X 16)	1066	8

Note 1 Please confirm with NTC for the available schedule.



NANYA MCP Part Numbering Guide





Features

MCP

- Separate SLC NAND and LPDDR2 RAM interfaces
- Lead-free (RoHS compliant) and Halogen-free Package : 162-ball VFBGA 8.00 x 10.50 x 1.00 (mm)
- Operating temperature range: -25°C to +85°C

2Gb X8 SLC NAND

- Voltage Supply(VCC/VCCQ): 1.70V ~ 1.95V
- Organization
 - Memory Cell Array: 2176 x 128K x 8
 - Register: 2176 x 8
 - Page Size: 2176 Bytes
 - Block Erase Size: (128K + 8K) Bytes
- Modes
 - Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy, Multi Page Program, Multi Block Erase, Multi Page Copy, Multi Page Read
- Mode control
 - Serial input/output
 - Command control
- Number of valid blocks
 - Min 2008 blocks
 - Max 2048 blocks
- Access time
 - Cell array to register: 25µs max
 - Serial Read Cycle: 25ns min (CL=30pF)
- Program/Erase time
 - Auto Page Program: 300µs/page typical
 - Auto Block Erase: 3.5ms/block typical
- Operating current
 - Read (25ns cycle): 30 mA max
 - Program (avg.): 30 mA max
 - Erase (avg.): 30 mA max
 - Standby: 50 µA max
- 8 bit ECC for each 512 Bytes is required.

2Gb X16/X32 LPDDR2

● Speed, Addressing and Retention Specification

Organization	128Mb x 16	64Mb x 32
Speed Grade	1066 / RL=8	1066 / RL=8
Device Type	S4B	S4B
Number of Banks	8	8
Bank Address	BA0-BA2	BA0-BA2
Row	R0-R13	R0-R13
Column	C0-C9	C0-C8
tREFI (us)	3.9	3.9


- JEDEC LPDDR2 Compliant
 - Low Power Consumption
 - Double-data rate on DQs, DQS, DM and CA bus
 - 4n Prefetch Architecture
- HSUL12 interface and Power Supply
 - VDD1= 1.70 to 1.95V
 - VDD2/VDDQ/VDDCA = 1.14 to 1.3V
- Signal Integrity
 - Configurable DS for system compatibility
 - ZQ calibration for the accuracy of output driver strength over Process, Voltage and Temperature
- Training for Signals' Synchronization
 - DQ Calibration offering specific DQ output patterns
- Data Integrity
 - DRAM built-in Temperature Sensor for Temperature Compensated Self Refresh (TCSR)
 - Auto Refresh, Self Refresh and PASR Modes
- Power Saving Modes
 - Deep Power Down Mode (DPD)
 - Partial Array Self Refresh (PASR)
 - Clock Stop capability during idle period
- Programmable Function
 - Output Drive Impedance (34.3/40/48/60/80/120)
 - Burst Lengths (4/8/16)
 - Burst Type (Sequential/Interleaved)
 - Read Latency (3/4/5/6/7/8), Write Latency (1/2/3/4)
 - nWR (3/4/5/6/7/8)



162b Ball Assignment – Flash X 8 + DRAM X 32

Part Number: NM1282KSLAXAL-XXX

Top View, A1 in Top Left Corner




	1	2	3	4	5	6	7	8	9	10	
A	DNU	DNU	WP	CLE	VCC	I/O 4	I/O 7	VCC	DNU	DNU	A
B	DNU	VCC	NC	ALE	RE	I/O 5	NC	NC	VSS	DNU	B
C	NC	I/O 1	I/O 3	WE	R/B	I/O 6	NB	NB	NB	NB	C
D	NC	I/O 0	I/O 2	CE	NC	NC	NB	NB	NB	NB	D
E	VSS	NC	NC	NB	VDD2	VDD1	DQ31	DQ29	DQ26	DNU	E
F	VDD1	VSS	NC	NB	VSS	VSS	VDDQ	DQ25	VSS	VDDQ	F
G	VSS	VDD2	ZQ	NB	VDDQ	DQ30	DQ27	DQS3	DQS3	VSS	G
H	VSS	CA9	CA8	NB	DQ28	DQ24	DM3	DQ15	VDDQ	VSS	H
J	VDDCA	CA6	CA7	NB	VSS	DQ11	DQ13	DQ14	DQ12	VDDQ	J
K	VDD2	CA5	VREFCA	NB	DQS1	DQS1	DQ10	DQ9	DQ8	VSS	K
L	VDDCA	VSS	CK	NB	DM1	VDDQ	NB	NB	NB	NB	L
M	VSS	NC	CK	NB	VSS	VDDQ	VDD2	VSS	VREFDQ	NB	M
N	CKE	NC	NC	NB	DM0	VDDQ	NB	NB	NB	NB	N
P	CS	NC	NC	NB	DQS0	DQS0	DQ5	DQ6	DQ7	VSS	P
R	CA4	CA3	CA2	NB	VSS	DQ4	DQ2	DQ1	DQ3	VDDQ	R
T	VSS	VDDCA	CA1	NB	DQ19	DQ23	DM2	DQ0	VDDQ	VSS	T
U	VSS	VDD2	CA0	NB	VDDQ	DQ17	DQ20	DQS2	DQS2	VSS	U
V	VDD1	VSS	NC	NB	VSS	VSS	VDDQ	DQ22	VSS	VDDQ	V
W	DNU	NC	NC	NB	VDD2	VDD1	DQ16	DQ18	DQ21	DNU	W
Y	DNU	DNU	NB	NB	NB	NB	NB	NB	DNU	DNU	Y
	1	2	3	4	5	6	7	8	9	10	



162b Ball Assignment – Flash X 8 + DRAM X 16

Part Number: NM1282NSLAXAL-XXX

Top View, A1 in Top Left Corner




	1	2	3	4	5	6	7	8	9	10	
A	DNU	DNU	WP	CLE	VCC	I/O 4	I/O 7	VCC	DNU	DNU	A
B	DNU	VCC	NC	ALE	RE	I/O 5	NC	NC	VSS	DNU	B
C	NC	I/O 1	I/O 3	WE	R/B	I/O 6	NB	NB	NB	NB	C
D	NC	I/O 0	I/O 2	CE	NC	NC	NB	NB	NB	NB	D
E	VSS	NC	NC	NB	VDD2	VDD1	NC	NC	NC	DNU	E
F	VDD1	VSS	NC	NB	VSS	VSS	VDDQ	NC	VSS	VDDQ	F
G	VSS	VDD2	ZQ	NB	VDDQ	NC	NC	NC	NC	VSS	G
H	VSS	CA9	CA8	NB	NC	NC	NC	DQ15	VDDQ	VSS	H
J	VDDCA	CA6	CA7	NB	VSS	DQ11	DQ13	DQ14	DQ12	VDDQ	J
K	VDD2	CA5	VREFCA	NB	DQS1	DQS1	DQ10	DQ9	DQ8	VSS	K
L	VDDCA	VSS	CK	NB	DM1	VDDQ	NB	NB	NB	NB	L
M	VSS	NC	CK	NB	VSS	VDDQ	VDD2	VSS	VREFDQ	NB	M
N	CKE	NC	NC	NB	DM0	VDDQ	NB	NB	NB	NB	N
P	CS	NC	NC	NB	DQS0	DQS0	DQ5	DQ6	DQ7	VSS	P
R	CA4	CA3	CA2	NB	VSS	DQ4	DQ2	DQ1	DQ3	VDDQ	R
T	VSS	VDDCA	CA1	NB	NC	NC	NC	DQ0	VDDQ	VSS	T
U	VSS	VDD2	CA0	NB	VDDQ	NC	NC	NC	NC	VSS	U
V	VDD1	VSS	NC	NB	VSS	VSS	VDDQ	NC	VSS	VDDQ	V
W	DNU	NC	NC	NB	VDD2	VDD1	NC	NC	NC	DNU	W
Y	DNU	DNU	NB	NB	NB	NB	NB	NB	DNU	DNU	Y



Package Outline Drawing (8.00mm x 10.50mm x 1.00mm)




Unit: mm

* BSC (Basic Spacing between Center)



BOTTOM VIEW

TOP VIEW



**Ball Description - 2Gb X8 SLC NAND**

Symbol	Type	Function
X8: I/O[7:0]	Input/output	Data Bus: The I/O0 to 7 pins are used as a port for transferring address, command and input/output data to and from the device.
CLE	Input	Command Latch Enable: The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the \overline{WE} signal while CLE is High.
ALE	Input	Address Latch Enable: The ALE signal is used to control loading address information into the internal address register. Address information is latched into the address register from the I/O ports on the rising edge of \overline{WE} while ALE is High.
\overline{CE}	Input	Chip Enable: The device goes into a low-power Standby mode when \overline{CE} goes High during the device is in Ready state. The \overline{CE} signal is ignored when device is in Busy state ($RY / \overline{BY} = L$), such as during a Program or Erase or Read operation, and will not enter Standby mode even if the \overline{CE} input goes High.
\overline{RE}	Input	Read Enable: The \overline{RE} signal controls serial data output. Data is available tREA after the falling edge of \overline{RE} . The internal column address counter is also incremented (Address = Address +1) on this falling edge.
\overline{WE}	Input	Write Enable: The \overline{WE} signal is used to control the acquisition of data from the I/O port.
\overline{WP}	Input	Write Protect: The \overline{WP} signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when \overline{WP} is Low. This signal is usually used protecting the data during the power-on/off sequence when input signals are invalid.
RY/ \overline{BY}	Output	Ready / Busy Output: The RY / \overline{BY} output signal is used to indicate the operation condition of the device. The RY / \overline{BY} signal is in Busy state ($RY / \overline{BY} = L$) during the Program, Erase and Read operations and will return to Ready state ($RY / \overline{BY} = H$) afeter completion of the operation. The output buffer for this signal is an open drain and has to be pulled-up to Vccq with an appropriate resister. If RY / \overline{BY} signal is not pulled-up to Vccq ("Open" state), device operation cannot guarantee.
VCC	Supply	Power
VSS	Supply	Ground
NC	—	No Connect: These pins should be left unconnected.


**Ball Description - 2Gb X16/X32 LPDDR2**

Symbol	Type	Function
CK, \overline{CK}	Input	Clock: CK and \overline{CK} are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, \overline{CS} and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK and \overline{CK} . The positive Clock edge is defined by the crosspoint of a rising CK and a falling \overline{CK} . The negative Clock edge is defined by the crosspoint of a falling CK and a rising \overline{CK} .
CKE	Input	Clock Enable: CKE high activates, and CKE low deactivates internal clock signals, and device input buffers and output drivers. Power saving modes are entered and exited through CKE transitions. CKE is considered part of the command code. CKE is sampled at the positive Clock edge.
\overline{CS}	Input	Chip Select: \overline{CS} is considered part of the command code. \overline{CS} is sampled at the positive Clock edge.
CA0 – CA9	Input	Command/Address Inputs: Uni-directional command/address bus inputs. Provide the command and address inputs according to the command truth table. CA is considered part of the command code.
For X16: DM0 – DM1 For X32: DM0 – DM3	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading matched the DQ and DQS (or \overline{DQS}). DM0 corresponds to the data on DQ0-DQ7, DM1 corresponds to the data on DQ8-DQ15, DM2 corresponds to the data on DQ16-DQ23, and DM3 corresponds to the data on DQ24-DQ31.
For X16: DQ0-DQ15 For X32: DQ0-DQ31	Input/output	Data Bus: Bi-directional Input / Output data bus.
For X16: DQS0-1, $\overline{DQS0-1}$ For X32: DQS0-3, $\overline{DQS0-3}$	Input/output	Data Strobe (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and Differential (DQS and \overline{DQS}). It is output with read data and input with write data. DQS is edge-aligned to read data, and centered with write data. DQS0 & $\overline{DQS0}$ corresponds to the data on DQ0-DQ7, DQS1 & $\overline{DQS1}$ corresponds to the data on DQ8-DQ15, DQS2 & $\overline{DQS2}$ corresponds to the data on DQ16-DQ23, DQS3 & $\overline{DQS3}$ corresponds to the data on DQ24-DQ31.
NC	—	No Connect: No internal electrical connection is present.
ZQ	Input	Reference Pin for Output Drive Strength Calibration. External impedance (240-ohm): this signal is used to calibrate the device output impedance.
V _{DD1}	Supply	Core Power Supply 1: Core power supply
V _{DD2}	Supply	Core Power Supply 2: Core power supply
V _{DDQ}	Supply	DQ Power Supply: Isolated on the die for improved noise immunity.
V _{DDCA}	Supply	Input Receiver Power Supply: Power supply for CA0-9, CKE, \overline{CS} , CK, and \overline{CK} input buffers.
V _{REFDQ} , V _{REFCA}	Supply	Reference Voltage: V _{REFDQ} is reference for DQ input buffers. V _{REFCA} is reference for Command / Address input buffers.
V _{SS}	Supply	Ground

NOTE 1: The signal may show up in a different symbol but it indicates to the same thing. e.g., /CK = CK# = \overline{CK} = CKb, /DQS = DQS# = \overline{DQS} = DQsb, /CS = CS# = \overline{CS} = CSb.



Functional Block Diagram





2Gb(X8) SLC NAND Flash



Descriptions


The device is a single 1.8V 2Gbit (2,281,701,376 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E²PROM) organized as X8: (2048 + 128) bytes x 64 pages x 2048blocks.

The device has 2176-bytes static registers which allow program and read data to be transferred between the register and memory cell array in 2176-bytes increments. The Erase operation is implemented in a single block unit (X8=128 Kbytes + 8K bytes: 2176 bytes x 64 pages).

The device is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.




Function Block Diagram (X8)



Array Organization (X8)

The Program operation works on page units while the Erase operation works on block units



A page consists of 2176 bytes in which 2176 bytes are used for main memory storage and 128 bytes are for redundancy or for other uses.

1 Page = 2176 Bytes

1 Block = 2176 Bytes x 64 Pages = (128K + 8K) Bytes

Capacity = 2176 Bytes x 64 Pages x 2048 Blocks

Array Address (X8)

	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7	Address
1 st cycle	CA ₀	CA ₁	CA ₂	CA ₃	CA ₄	CA ₅	CA ₆	CA ₇	Column Address
2 nd cycle	CA ₈	CA ₉	CA ₁₀	CA ₁₁	L	L	L	L	Column Address
3 rd cycle	PA ₀	PA ₁	PA ₂	PA ₃	PA ₄	PA ₅	PA ₆	PA ₇	Page Address
4 th cycle	PA ₈	PA ₉	PA ₁₀	PA ₁₁	PA ₁₂	PA ₁₃	PA ₁₄	PA ₁₅	Page Address
5 th cycle	PA ₁₆	L	L	L	L	L	L	L	Page Address

PA6 to PA16: Block address

PA0 to PA5: NAND address in block



Absolute Maximum Ratings

Symbol	Rating	Value	Unit
V_{CC}	Power Supply Voltage	-0.6 to +2.5	V
V_{IN}	Input Voltage	-0.6 to +2.5	
$V_{I/O}$	Input / Output Voltage	-0.6 to $V_{CC} + 0.3$ ($\leq 2.5V$)	
P_D	Power Dissipation	0.3	W
T_{SOLDER}	Soldering Temperature (10 s)	260	°C
T_{STG}	Storage Temperature	-55 to +125	°C

Capacitance¹

($T_A=25^\circ C$, $f=1.0MHz$)

Symbol	Parameter	Test Condition	Min	Max	Unit
C_{IN}	Input	$V_{IN}=0V$	—	10	pF
C_{OUT}	Output	$V_{OUT}=0V$	—	10	pF

NOTE 1 This parameter is periodically sampled and is not tested for every device.



Valid Blocks

Symbol	Parameter	Min	Typ.	Max	Unit
NVB	Number of Valid Blocks	2,008	—	2,048	Blocks

NOTE 1 The device occasionally contains unusable blocks.
 The first block (Block 0) is guaranteed to be a valid block at the time of shipment.
 The specification for the minimum number of valid blocks is applicable over lifetime.
 The number of valid blocks is on the basis of single plane operations, and this may be decreased with two plane operations.

Recommended DC Operating Conditions

Symbol	Parameter	Min	Typ.	Max	Unit
V _{CC}	Power Supply Voltage	1.70	—	1.95	V
V _{IH}	High Level Input Voltage	V _{CC} x 0.8	—	V _{CC} + 0.3	V
V _{IL}	Low Level Input Voltage	-0.3 ¹	—	V _{CC} x 0.2	V

Note 1 -2V (pulse width lower than 20 ns)

DC and Operation Characteristics

(T_a= -25 to 85°C, V_{CC}=1.70 to 1.95V)

Symbol	Parameter	Test Conditions	Min	Typ.	Max	Unit
I _{IL}	Input Leakage Current	V _{IN} =0 to V _{CC}	—	—	±10	μA
I _{LO}	Output Leakage Current	V _{OUT} =0 to V _{CC}	—	—	±10	μA
I _{CCO1}	Serial Read Current	$\overline{CE}=V_{IL}, I_{OUT}=0$ mA, t _{cycle} =25ns	—	—	30	mA
I _{CCO2}	Programming Current	—	—	—	30	mA
I _{CCO3}	Erasing Current	—	—	—	30	mA
I _{CCS}	Standby Current	$\overline{CE}=V_{CC}-0.2$ V, $\overline{WP}=0$ V/V _{CC}	—	—	50	μA
V _{OH}	High Level Output Voltage	I _{OH} = -0.1mA	V _{CC} - 0.2	—	—	V
V _{OL}	Low Level Output Voltage	I _{OL} = 0.1mA	—	—	0.2	V
I _{OL (RY/BY)}	Output Current of (RY/ \overline{BY}) pin	V _{OL} =0.2V	—	4	—	mA

**AC Timing Characteristics for Command / Address / Data Input**(Ta= -25 to 85°C, V_{CC}=1.70 to 1.95V)

Symbol	Parameter	Min	Max	Unit
tCLS	CLE Setup Time	12	–	ns
tCLH	CLE Hold Time	5	–	ns
tCS	$\overline{\text{CE}}$ Setup Time	20	–	ns
tCH	$\overline{\text{CE}}$ Hold Time	5	–	ns
tWP	Write Pulse Width	12	–	ns
tALS	ALE Setup Time	12	–	ns
tALH	ALE Hold Time	5	–	ns
tDS	Data Setup Time	12	–	ns
tDH	Data Hold Time	5	–	ns
tWC	Write Cycle Time	25	–	ns
tWH	$\overline{\text{WE}}$ High Hold Time	10	–	ns

AC Characteristics for Operation

Symbol	Parameter	Min	Max	Unit
tWW	$\overline{\text{WP}}$ High to $\overline{\text{WE}}$ Low	100	–	ns
tRR	Ready to $\overline{\text{RE}}$ Falling Edge	20	–	ns
tRW	Ready to $\overline{\text{WE}}$ Falling Edge	20	–	ns
tRP	Read Pulse Width	12	–	ns
tRC	Read Cycle Time	25	–	ns
tREA	$\overline{\text{RE}}$ Access Time	–	20	ns
tCEA	$\overline{\text{CE}}$ Access Time	–	25	ns
tCLR	CLE Low to $\overline{\text{RE}}$ Low	10	–	ns
tAR	ALE Low to $\overline{\text{RE}}$ Low	10	–	ns
tRHOH	$\overline{\text{RE}}$ High to Output Hold Time	25	–	ns
tRLOH	$\overline{\text{RE}}$ Low to Output Hold Time	5	–	ns
tRHZ	$\overline{\text{RE}}$ High to Output High Impedance	–	60	ns
tCHZ	$\overline{\text{CE}}$ High to Output High Impedance	–	20	ns
tCSD	$\overline{\text{CE}}$ High to ALE or CLE Don't care	0	–	ns
tREH	$\overline{\text{RE}}$ High Hold Time	10	–	ns
tIR	Output-High-impedance-to- $\overline{\text{RE}}$ Falling Edge	0	–	ns
tRHW	$\overline{\text{RE}}$ High to $\overline{\text{WE}}$ Low	30	–	ns
tWHC	$\overline{\text{WE}}$ High to $\overline{\text{CE}}$ Low	30	–	ns
tWHR	$\overline{\text{WE}}$ High to $\overline{\text{RE}}$ Low	60	–	ns
tR	Memory Cell Array to Starting Address	–	25	μs
tDCBSYR1	Data Cache Busy in Read Cache (following 31h and 3Fh)	–	25	μs
tDCBSYR2	Data Cache Busy in Page Copy (following 3Ah)	–	30	μs
tWB	$\overline{\text{WE}}$ High to Busy	–	100	ns
tRST	Device Reset Time (Ready/Read/Program/Erase)	–	5/5/10/500	μs

NOTE 1 tCLS and tALS cannot be shorter than tWP.

NOTE 2 tCS should be longer than tWP + 8ns.



AC Test Condition

Parameter	Condition
	VCC : 1.70 to 1.95V
Input level	VCC – 0.2 V, 0.2 V
Input pulse rise and fall time	3ns
Input comparison level	Vcc / 2
Output data comparison level	Vcc / 2
Output Load	1 TTL GATE and CL=30pF

NOTE 1 Busy to ready time depends on the pull-up resistor tied to the RY/ $\overline{\text{BY}}$ pin.

Programming / Erasing Characteristics

(Ta= -25 to 85°C, V_{CC}=1.70 to 1.95V)

Symbol	Parameter	Min	Typ.	Max	Unit
tPROG	Average Programming Time	–	300	700	μs
tDCBSYW1	Data Cache Busy Time in Write Cache (following 11h)	–	–	10	μs
tDCBSYW2 ¹	Data Cache Busy Time in Write Cache (following 15h)	–	–	700	μs
N	Number of Partial Program Cycles in the Same Page	–	–	4	cycle
tBERASE	Block Erase Time	–	3.5	10	ms

NOTE 1 t_{DCBSYW2} depends on the timing between internal programming time and data in time.



Operation Mode: Logic and Command Tables

The operation modes such as Program, Erase, Read and Reset are controlled by operations shown in command table. Address input, command input and data input/output are controlled by the CLE, ALE, \overline{CE} , \overline{WE} , \overline{RE} and \overline{WP} signals, as shown in Mode Selection Table.

Mode Selection

CLE	ALE	\overline{CE}	\overline{WE}	\overline{RE}	\overline{WP}	Mode
H	L	L		H	*	Command Input
L	L	L		H	H	Data Input
L	H	L		H	*	Address Input
L	L	L	H		*	Serial Data Output
*	*	*	*	*	H	During Program (Busy)
*	*	*	*	*	H	During Erase (Busy)
*	*	H	*	*	*	During Read (Busy)
*	*	L	H ¹	H ¹	*	
*	*	*	*	*	L	Program, Erase Inhibit
*	*	H	*	*	0V/V _{CC}	Stand-by

H: V_{IH}, L=V_{IL} *: V_{IH} or V_{IL}.

Note 1: If \overline{CE} is low during read busy. \overline{WE} and \overline{RE} must be held High to avoid unintended command/address input to device or read to device. Reset or Status Read command can be input during Read Busy.



Command Table

Function	1 st Cycle	2 nd Cycle	Acceptable Command during Busy
Serial Data Input	80 _H	—	
Read	00 _H	30 _H	
Column Address Change in Serial Data Output	05 _H	E0 _H	
Read with Data Cache	31 _H	—	
Read Start for Last Page in Read Cycle with Data Cache	3F _H	—	
Auto Page Program	80 _H	10 _H	
Column Address Change in Serial Data Input	85 _H	—	
Auto Program with Data Cache	80 _H	15 _H	
Multi Page Program	80 _H	11 _H	
	81 _H	15 _H	
	81 _H	10 _H	
Read for Page Copy (2) with Data Out	00 _H	3A _H	
Auto Program with Data Cache during Page Copy (2)	8C _H	15 _H	
Auto Program for last page during Page Copy (2)	8C _H	10 _H	
Auto Block Erase	60 _H	D0 _H	
ID Read	90 _H	—	
Status Read	70 _H	—	O
Status Read for Multi-Page Program or Multi Block Erase	71 _H	—	O
Reset	FF _H	—	O

Read mode operation states

	CLE	ALE	\overline{CE}	\overline{WE}	\overline{RE}	I/O0 to I/O7G	Power
Output Select	L	L	L	H	L	Data output	Active
Output Deselect	L	L	L	H	H	High impedance	Active

H: V_{IH} , L= V_{IL}



ID Read

The device contains ID codes which can be used to identify the device type, the manufacturer, and features of the device. The ID codes can be read out under the following timing conditions:

ID Definition Table (X8)

	Description	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Hex Data
1 st Data	Maker Code	1	0	0	1	1	0	0	0	98 _H
2 nd Data	Device Code	1	0	1	0	1	0	1	0	AA _H
3 rd Data	Chip Number, Cell Type	1	0	0	1	0	0	0	0	90 _H
4 th Data	Page Size, Block Size, I/O Width	0	0	0	1	0	1	0	1	15 _H
5 th Data	Plane Number	0	1	1	1	0	1	1	0	76 _H

3rd ID Data

Item	Description	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
Internal Chip Number	1							0	0
	2							0	1
	4							1	0
	8							1	1
Cell Type	2 Level Cell					0	0		
	4 Level Cell					0	1		
	8 Level Cell					1	0		
	16 Level Cell					1	1		
Reserved		1	0	0	1				

4th ID Data

Item	Description	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
Page Size (without redundant area)	1 KB							0	0
	2 KB							0	1
	4 KB							1	0
	8 KB							1	1
Block Size (without redundant area)	64 KB			0	0				
	128 KB			0	1				
	256 KB			1	0				
	512 KB			1	1				
I/O Width	X8		0						
	X16		1						
Reserved		0				0	1		

5th ID Data

Item	Description	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
Plane Number	1 Plane					0	0		
	2 Plane					0	1		
	4 Plane					1	0		
	8 Plane					1	1		
Reserved		0	1	1	1			1	0



Status Read

The device automatically implements the execution and verification of the Program and Erase operations. The status Read function is used to monitor the Ready/Busy status of the device, determine the result (pass/fail) of a Program or Erase operation, and determine whether the device is in Protect mode. The device status is output via the I/O port using \overline{RE} after a “70h” command input. The Status Read can also be used during a Read operation to find out the Ready/Busy status.

Status Register Definition for 70_H Command

I/O	Page Program	Block Erase	Read	Cache Read	Cache Program	Definition
I/O 0	Pass / Fail	Pass / Fail	Invalid	Invalid	Pass / Fail	Chip Status1 Pass : 0 / Fail : 1
I/O 1	Invalid	Invalid	Invalid	Invalid	Pass / Fail	Chip Status2 Pass : 0 / Fail : 1
I/O 2	0	0	0	0	0	Not Used
I/O 3	0	0	0	0	0	Not Used
I/O 4	0	0	0	0	0	Not Used
I/O 5	Ready / Busy	Ready / Busy	Ready / Busy	Ready / Busy	Ready / Busy	Page Buffer Busy : 0 / Ready : 1
I/O 6	Ready / Busy	Ready / Busy	Ready / Busy	Ready / Busy	Ready / Busy	ctData Cache Busy : 0 / Ready : 1
I/O 7	Write Protect	Write Protect	Write Protect	Write Protect	Write Protect	Write Prot Protected : 0 / Not Protected : 1

NOTE The Pass/Fail status on I/O0 and I/O1 is only valid during a Program/Erase operation when the device is in the Ready state.

Chip Status 1:

During a Auto Page Program or Auto Block Erase operation this bit indicates the pass/fail result.

During a Auto Page Programming with Data Cache operation, this bit shows the pass/fail results of the current page program operation, and therefore this bit is only valid when I/O5 shows the Ready state.

Chip Status 2:

This bit shows the pass/fail result of the previous page program operation during Auto Page Programming with Data Cache. This status is valid when I/O6 shows the Ready State.

The status output on the I/O5 is the same as that of I/O6 if the command input just before the 70h is not 15h or 31h.



The 71_H Command Status Description

I/O	Status	Output
I/O 0	Chip Status1 : Pass / Fail	Pass : 0 / Fail : 1
I/O 1	District 0 Chip Status1 : Pass / Fail	Pass : 0 / Fail : 1
I/O 2	District 1 Chip Status2 : Pass / Fail	Pass : 0 / Fail : 1
I/O 3	District 0 Chip Status1 : Pass / Fail	Pass : 0 / Fail : 1
I/O 4	District 1 Chip Status2 : Pass / Fail	Pass : 0 / Fail : 1
I/O 5	Ready / Busy	Busy : 0 / Ready : 1
I/O 6	Data Cache Ready / Busy	Busy : 0 / Ready : 1
I/O 7	Write Protect	Protected : 0 / Not Protected : 1



I/O0 describes Pass/Fail condition of district 0 and 1 (OR data of I/O1 and I/O2). If one of the districts fails during multi page program operation, it shows “Fail”.

I/O1 to I/O4 shows the Pass/Fail condition of each district. For details on “Chip Status 1” and “Chip Status2” refer to section “Status Read”.



Addressing for Program Operation


Within a block, the pages must be programmed consecutively from the LSB (least significant bit) page of the block to MSB (most significant bit) page of the block. Random page address programming is prohibited.





Several programming cycles on the same page (Partial Page Program)

Each segment can be programmed individually as follows:






Bad Block Test Flow

Regarding invalid blocks, bad block mark is in whole pages.

Please read one column of any page in each block. It makes sure that every invalid block has Marjority "0" data at this column. If the data of the column is Marjority "0", define the block as a bad block.



Note1: No erase operation is allowed to detected bad blocks.



Failure phenomena for Program and Erase Operations

The device may fail during a Program or Erase operation.

The following possible failure modes should be considered when implementing a highly reliable system.


Failure Mode		Detection and Countermeasure Sequence
Block	Erase Failure	Read Status after Erase → Block Replacement
Page	Programming Failure	Read Status after Program → Block Replacement
Read	Bit Error	ECC Correction / Block Refresh

NOTE 1 ECC: Error Correction Code. 8 bit correction per 512 Bytes is necessary.

Block Replacement

Program

When an error happens in Block A, try to reprogram the data into another Block (Block B) by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a bad block table or by using another appropriate scheme).



Erase

When an error occurs during an Erase operation, prevent future accesses to this bad block (again by creating a table within the system or by using another appropriate scheme).




Power-on/off sequence

The timing sequence shown in the figure below is necessary for the power-on/off sequence.

The device internal initialization starts after the power supply reaches an appropriate level in the power on sequence.

During the initialization the device Ready/Busy signal indicates the Busy state as shown in the figure below. In this time period, the acceptable commands are FFh or 70h.

The \overline{WP} signal is useful for protecting against data corruption at power-on/off.




Do not turn off the power before write/erase operation is complete. Avoid using the device when the battery is low. Power shortage and/or power failure before write/erase operation is complete will cause loss of data and/or damage to data.




TIMING DIAGRAMS

Latch Timing Diagram for Command/Address/Data




Command Input Cycle Timing Diagram






Address Input Cycle Timing Diagram




Data Input Cycle Timing Diagram






Serial Read Cycle Timing Diagram




Status Read Cycle Timing Diagram




*: 70h represents the hexadecimal number



Read Cycle Timing Diagram




Read Cycle Timing Diagram: When Interrupted by \overline{CE}






Column Address Change in Read Cycle Timing Diagram (1/2)



Continues from 1 of next page




Column Address Change in Read Cycle Timing Diagram (2/2)



Continues from 1 of last page




Data Output Timing Diagram






Auto-Program Operation Timing Diagram



*: M: up to 2175 (byte input data for x8 device)



Auto-Program Operation with Data Cache Timing Diagram (1/3)




CA0 to CA11 is 0 in this diagram.



Continues to 1 of next page



Auto-Program Operation with Data Cache Timing Diagram (2/3)




Continued from 1 of last page

-  : Do not input data while data is being output.
-  : V_{IH} or V_{IL}



Auto-Program Operation with Data Cache Timing Diagram (3/3)



Continued from **2** of last page

(*1)

tPROG: Since the last page programming by 10h command is initiated after the previous cache program, the tPROG during cache programming is given by the following equation.

$$tPROG = tPROG \text{ of the last page} + tPROG \text{ of the previous page} - A$$

A = (command input cycle + address input cycle + data input cycle time of the last page)


If "A" exceeds the tPROG of previous page, tPROG of the last page is tPROG max.

NOTE: Make sure to terminate the operation with 80h-10h- command sequence.

If the operation is terminated by 80h-15h command sequence, monitor I/O 6 (Ready / Busy) by issuing Status Read command (70h) and make sure the previous page program operation is completed. If the page program operation is completed issue FFh reset before next operation.



Multi-Page Program Operation with Data Cache Timing Diagram (1/4)




1

Continues to 1 of next page



Multi-Page Program Operation with Data Cache Timing Diagram (2/4)




Continued from 1 of last page

- : Do not input data while data is being output.
- : V_{IH} or V_{IL}




Multi-Page Program Operation with Data Cache Timing Diagram (3/4)



Continues to **3** of next page



Multi-Page Program Operation with Data Cache Timing Diagram (4/4)



Continued from 3 of last page

(*1)

tPROG: Since the last page programming by 10h command is initiated after the previous cache program, the tPROG during cache programming is given by the following equation.

tPROG = tPROG of the last page + tPROG of the previous page - A

A = (command input cycle + address input cycle + data input cycle time of the last page)

If "A" exceeds the tPROG of previous page, tPROG of the last page is tPROG max.

NOTE : Make sure to terminate the operation with 81h-10h- command sequence.


If the operation is terminated by 81h-15h command sequence, monitor I/O 6 (Ready / Busy) by issuing Status

Read command (70h) and make sure the previous page program operation is completed.

If the page program operation is completed issue FFh reset before next operation.




Auto Block Erase Timing Diagram





Multi Block Erase Timing Diagram





ID Read Operation Timing Diagram




Table 5: ID Definition Table



2Gb(X16/X32) LPDDR2



LPDDR2 Descriptions

LPDDR2-S4 uses the double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

To achieve high-speed operation, our LPDDR2-S4 SDRAM uses the double data rate architecture and adopt 4n-prefetch interface designed to transfer two data per clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half-clock-cycle data transfer at the I/O pins. Read and write accesses to the LPDDR2-S4 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

For LPDDR2-S4 devices, accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Active command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.



Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units
V _{DD1}	Voltage on V _{DD1} pin relative to V _{ss}	-0.4	2.3	V
V _{DD2}	Voltage on V _{DD2} pin relative to V _{ss}	-0.4	1.6	V
V _{DDCA}	Voltage on V _{DDCA} pin relative to V _{ss}	-0.4	1.6	V
V _{DDQ}	Voltage on V _{DDQ} pin relative to V _{ss}	-0.4	1.6	V
V _{in} , V _{out}	Voltage on any pin relative to V _{ss}	-0.4	1.6	V
T _{stg}	Storage Temperature (plastic)	-55	+125	°C

Notes:

1. Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For measurement conditions, refer to the JESD51-2 standard.
3. V_{DD2} and V_{DDQ} / V_{DDCA} must be within 200mV of each other at all times.
4. Voltage on any I/O may not exceed voltage on V_{DDQ}; Voltage on any CA input may not exceed voltage on V_{DDCA}.
5. V_{REF} must always be less than all other supply voltages.
6. The voltage difference between any V_{SS} pins may not exceed 100mV.



AC/DC Operating Conditions

DC Operating Conditions

Symbol	Parameter	Min	Typical	Max	Unit	Notes
Power Supply						
V _{DD1}	Core Supply voltage 1	1.70	1.80	1.95	V	
V _{DD2}	Core Supply voltage 2	1.14	1.20	1.30	V	
V _{DDCA}	Input Supply Voltage (Command / Address)	1.14	1.20	1.30	V	
V _{DDQ}	I/O Supply voltage (DQ)	1.14	1.20	1.30	V	
Leakage current						
I _I	Input leakage current Any input $0 \leq V_{IN} \leq V_{DDQ} / V_{DDCA}$, All other pins not under test = 0V	-2	-	2	uA	1
I _{VREF}	V _{REF} leakage current; V _{REFDQ} = V _{DDQ} /2 or V _{REFCA} = V _{DDCA} /2 (all other pins not under test = 0V)	-1	-	1	uA	1

Notes:

- The minimum limit requirement is for testing purposes. The leakage current on VREFCA and VREFDQ pins should be minimal. Although DM is for input only, the DM leakage shall match the DQ and DQS, \overline{DQS} output leakage specification.



AC/DC Input Measurement Level

AC and DC Logic Levels for Single-Ended Signals

CA inputs (Address and Command) and \overline{CS} inputs					
Symbol	Parameter	LPDDR2 1066		Unit	Notes
		Min	Max		
$V_{IHCA(AC)}$	AC Input logic HIGH voltage	$V_{REFCA} + 220 \text{ mV}$	-	mV	1,3
$V_{IHCA(DC)}$	DC Input logic HIGH voltage	$V_{REFCA} + 130 \text{ mV}$	V_{DDCA}	mV	1
$V_{ILCA(AC)}$	AC Input logic LOW voltage	-	$V_{REFCA} - 220 \text{ mV}$	mV	1,3
$V_{ILCA(DC)}$	DC Input logic LOW voltage	V_{SS}	$V_{REFCA} - 130 \text{ mV}$	mV	1
$V_{REFCA(DC)}$	Reference voltage for CA and \overline{CS} inputs	$0.49 \times V_{DDCA}$	$0.51 \times V_{DDCA}$	V	4,5
Data inputs (DQ & DM)					
$V_{IHDQ(AC)}$	AC Input logic HIGH voltage	$V_{REFDQ} + 220 \text{ mV}$	-	mV	2,3
$V_{IHDQ(DC)}$	DC Input logic HIGH voltage	$V_{REFDQ} + 130 \text{ mV}$	V_{DDQ}	mV	1
$V_{ILDQ(AC)}$	AC Input logic LOW voltage	-	$V_{REFDQ} - 220 \text{ mV}$	mV	2,3
$V_{ILDQ(DC)}$	DC Input logic LOW voltage	V_{SS}	$V_{REFDQ} - 130 \text{ mV}$	mV	1
$V_{REFDQ(DC)}$	Reference voltage for DQ and DM inputs	$0.49 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	4,5
Clock enable inputs (CKE)					
Symbol	Parameter	Min	Max	Unit	Notes
$V_{IHCKE(AC)}$	CKE AC Input HIGH voltage	$0.8 \times V_{DDCA}$	-	V	3
$V_{ILCKE(AC)}$	CKE AC Input LOW voltage	-	$0.2 \times V_{DDCA}$	V	3
NOTE 1 For CA and \overline{CS} input only pins. Vref = VrefCA(DC).					
NOTE 2 For DQ input only pins. Vref = VrefDQ(DC).					
NOTE 3 See "Overshoot and Undershoot Specifications"					
NOTE 4 The ac peak noise on VRefCA may not allow VRefCA to deviate from VRefCA(DC) by more than +/-1% VDDCA (for reference: approx. +/- 12 mV).					
NOTE 5 For reference: approx. VDDCA/2 +/- 12 mV.					



Differential AC and DC Input Levels

Differential Inputs logical levels (CK, $\overline{CK} - V_{REF} = V_{REFCA(DC)}$; DQS, $\overline{DQS}: V_{REF} = V_{REFDQ(DC)}$)				
Symbol	Parameter	LPDDR2 1066		Unit
		Min	Max	
$V_{IHdiff(AC)}$	Differential input voltage HIGH AC	$2 \times (V_{IH(AC)} - V_{REF})$	Note 3	V
$V_{ILdiff(AC)}$	Differential input voltage LOW AC	Note 3	$2 \times (V_{REF} - V_{IL(AC)})$	V
$V_{IHdiff(DC)}$	Differential input voltage HIGH DC	$2 \times (V_{IH(DC)} - V_{REF})$	Note 3	V
$V_{ILdiff(DC)}$	Differential input voltage LOW DC	Note 3	$2 \times (V_{REF} - V_{IL(DC)})$	V

Notes:

- Used to define a differential signal slew-rate. For CK – \overline{CK} use $V_{IH}/V_{IL}(dc)$ of CA and V_{REFCA} ; for DQS – \overline{DQS} , use $V_{IH}/V_{IL}(dc)$ of DQs and V_{REFDQ} ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.
- For CK and \overline{CK} , use $V_{IH}/V_{IL}(AC)$ of CA and V_{REFCA} ; for DQS and \overline{DQS} , use $V_{IH}/V_{IL}(AC)$ of DQ and V_{REFDQ} . If a reduced AC HIGH or AC LOW is used for a signal group, the reduced voltage level also applies.
- These values are not defined, however the single-ended signals CK, \overline{CK} , DQS, and \overline{DQS} must be within the respective limits ($V_{IH(DC)max}$, $V_{IL(DC)min}$) for single-ended signals and must comply with the specified limitations for overshoot and undershoot.

CK, \overline{CK} and DQS, \overline{DQS} Time Requirement before Ring back (t_{DVAC})

Slew Rate (V/ns)	$t_{DVAC}(ps)$ at $V_{IH}/V_{ILdiff(AC)} = 440$ mV
	Min
>4.0	175
4.0	170
3.0	167
2.0	163
1.8	162
1.6	161
1.4	159
1.2	155
1.0	150
<1.0	150

Single-Ended Levels for CK, $\overline{\text{CK}}$, DQS, $\overline{\text{DQS}}$

Symbol	Parameter	LPDDR2 1066		Unit
		Min	Max	
$V_{\text{SEH(AC)}}$	Single-ended HIGH level for strobes	$(V_{\text{DDQ}}/2) + 0.22$	Note 3	V
	Single-ended HIGH level for CK, $\overline{\text{CK}}$	$(V_{\text{DDCA}}/2) + 0.22$	Note 3	V
$V_{\text{SEL(AC)}}$	Single-ended LOW level for strobes	Note 3	$(V_{\text{DDQ}}/2) - 0.22$	V
	Single-ended LOW level for CK, $\overline{\text{CK}}$	Note 3	$(V_{\text{DDCA}}/2) - 0.22$	V

Notes:

- For CK and $\overline{\text{CK}}$, use $V_{\text{SEH}}/V_{\text{SEL(AC)}}$ of CA; for strobes (DQS[3:0] and $\overline{\text{DQS}}[3:0]$) use $V_{\text{IH}}/V_{\text{IL(AC)}}$ of DQ.
- $V_{\text{IH(AC)}}$ and $V_{\text{IL(AC)}}$ for DQ are based on V_{REFDQ} ; $V_{\text{SEH(AC)}}$ and $V_{\text{SEL(AC)}}$ for CA are based on V_{REFCA} . If a reduced AC HIGH or AC LOW is used for a signal group, the reduced level applies.
- These values are not defined, however the single-ended signals CK, $\overline{\text{CK}}$, DQS0, $\overline{\text{DQS}}0$, DQS1, $\overline{\text{DQS}}1$, DQS2, $\overline{\text{DQS}}2$, DQS3, $\overline{\text{DQS}}3$ must be within the respective limits ($V_{\text{IH(DC)max}}$, $V_{\text{IL(DC)min}}$) for single-ended signals, and must comply with the specified limitations for overshoot and undershoot.

Cross-Point Voltage for Differential Input Signals (CK, $\overline{\text{CK}}$, DQS, $\overline{\text{DQS}}$)

Symbol	Parameter	LPDDR2 1066		Unit
		Min	Max	
$V_{\text{IXCA(AC)}}$	Differential input cross-point voltage relative to $V_{\text{DDCA}}/2$ for CK and $\overline{\text{CK}}$	-120	+120	mV
$V_{\text{IXDQ(AC)}}$	Differential input cross-point voltage relative to $V_{\text{DDQ}}/2$ for DQS and $\overline{\text{DQS}}$	-120	+120	mV

Notes:

- The typical value of $V_{\text{IX(AC)}}$ is expected to be about $0.5 \times V_{\text{DD}}$ of the transmitting device, and it is expected to track variations in V_{DD} . $V_{\text{IX(AC)}}$ indicates the voltage at which differential input signals must cross.
- For CK and $\overline{\text{CK}}$, $V_{\text{REF}} = V_{\text{REFCA(DC)}}$. For DQS and $\overline{\text{DQS}}$, $V_{\text{REF}} = V_{\text{REFDQ(DC)}}$.



Slew Rate Definitions for Single-Ended Input Signals

Refer to single-ended slew rate definition for address, command and data signals respectively.

Slew Rate Definitions for Differential Input Signals

Description	Defined by	Measured	
		From	To
Differential input slew rate for rising edge (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$)	$[\text{V}_{\text{IHdiffmin}} - \text{V}_{\text{ILdiffmax}}] / \Delta \text{TR}_{\text{diff}}$	$\text{V}_{\text{ILdiffmax}}$	$\text{V}_{\text{IHdiffmin}}$
Differential input slew rate for falling edge (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$)	$[\text{V}_{\text{IHdiffmin}} - \text{V}_{\text{ILdiffmax}}] / \Delta \text{TF}_{\text{diff}}$	$\text{V}_{\text{IHdiffmin}}$	$\text{V}_{\text{ILdiffmax}}$
Notes:			
1. The differential signals (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$) must be linear between these thresholds.			



AC/DC Output Measurement Level

Single-Ended AC and DC Output Levels

Symbol	Parameter	LPDDR2 1066	Unit	Notes
$V_{OH(AC)}$	AC output HIGH measurement level (for output slew rate)	$V_{REF} + 0.12$	V	
$V_{OL(AC)}$	AC output LOW measurement level (for output slew rate)	$V_{REF} - 0.12$	V	
$V_{OH(DC)}$	DC output HIGH measurement level (for I-V curve linearity)	$0.9 \times V_{DDQ}$	V	1
$V_{OL(DC)}$	DC output LOW measurement level (for I-V curve linearity)	$0.1 \times V_{DDQ}$	V	2
I_{OZ}	Output leakage current (DQ, DM, DQS, \overline{DQS}) (DQ, DQS, \overline{DQS} are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$)	Min	-5	μA
		Max	5	μA
MMpupd	Delta output impedance between pull-up and pull-down for DQ/DM	Min	-15	%
		Max	15	%
Notes:				
1. $I_{OH} = -0.1mA$				
2. $I_{OL} = 0.1mA$				

Differential AC and DC Output Levels

Symbol	Parameter	LPDDR2 1066	Unit	Notes
$V_{OHdiff(AC)}$	AC differential output HIGH measurement level (for output SR)	$+ 0.20 \times V_{DDQ}$	V	1
$V_{OLdiff(AC)}$	AC differential output LOW measurement level (for output SR)	$- 0.20 \times V_{DDQ}$	V	2
Notes:				
1. $I_{OH} = -0.1mA$				
2. $I_{OL} = 0.1mA$				



Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC) for single ended signals as shown below.

Single-Ended Output Slew Rate Definition

Description	Defined by	Measured	
		From	To
Single-ended output slew rate for rising edge	$[VOH(AC) - VOL(AC)] / \Delta TRSE$	VOL(AC)	VOH(AC)
Single-ended output slew rate for falling edge	$[VOH(AC) - VOL(AC)] / \Delta TFSE$	VOH(AC)	VOL(AC)
Notes: Output slew rate is verified by design and characterization, and may not be subject to production testing.			

Single-Ended Output Slew Rate

Symbol	Parameter	LPDDR2 1066		Unit
		Min	Max	
SRQSE	Single-ended output slew rate (output impedance = 40 Ω ± 30%)	1.5	3.5	V/ns
SRQSE	Single-ended output slew rate (output impedance = 60 Ω ± 30%)	1.0	2.5	V/ns
	Output slew-rate-matching ratio (pull-up to pull-down)	0.7	1.4	

Definitions:

SR = slew rate, Q = query output (similar to DQ = data-in, query-output), se = single-ended signals

NOTE 1 Measured with output reference load.

NOTE 2 The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

NOTE 3 The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).

NOTE 4 Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.



Differential Output Slew Rate

With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between $V_{O\text{diff}}(\text{AC})$ and $V_{OH\text{diff}}(\text{AC})$ for differential signals as shown below.

Differential Output Slew Rate Definition

Description	Defined by	Measured	
		From	To
Differential output slew rate for rising edge	$[V_{OH\text{diff}}(\text{AC}) - V_{OL\text{diff}}(\text{AC})] / \Delta TR_{\text{diff}}$	$V_{OL\text{diff}}(\text{AC})$	$V_{OH\text{diff}}(\text{AC})$
Differential output slew rate for falling edge	$[V_{OH\text{diff}}(\text{AC}) - V_{OL\text{diff}}(\text{AC})] / \Delta TF_{\text{diff}}$	$V_{OH\text{diff}}(\text{AC})$	$V_{OL\text{diff}}(\text{AC})$

Notes:

Output slew rate is verified by design and characterization, and may not be subject to production testing.

Differential Output Slew Rate

Symbol	Parameter	LPDDR2 1066		Unit
		Min	Max	
SRQ _{diff}	Differential output slew rate (output impedance = 40 Ω ± 30%)	3.0	7.0	V/ns
SRQ _{diff}	Differential output slew rate (output impedance = 60 Ω ± 30%)	2.0	5.0	V/ns

Definitions:

SR = slew rate, Q = query output (similar to DQ = data-in, query-output), diff = differential signals

NOTE 1 Measured with output reference load.

NOTE 2 The output slew rate for falling and rising edges is defined and measured between $V_{OL}(\text{AC})$ and $V_{OH}(\text{AC})$.

NOTE 3 Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.

AC Overshoot/Undershoot Specification

Parameter		1066	Unit
Maximum peak amplitude provided for overshoot area	Max	0.35	V
Maximum peak amplitude provided for undershoot area	Max	0.35	V
Maximum area above VDD	Max	0.15	V-ns
Maximum area below VSS	Max	0.15	V-ns

Notes:

1. VDD stands for VDDCA for CA[9:0], CK, $\overline{\text{CK}}$, $\overline{\text{CS}}$, and CKE. VDD stands for VDDQ for DQ, DM, DQS, and $\overline{\text{DQS}}$.

2. VSS stands for VSS for CA[9:0], CK, $\overline{\text{CK}}$, $\overline{\text{CS}}$, and CKE. VSS stands for VSS for DQ, DM, DQS, and $\overline{\text{DQS}}$.

3. Values are referenced from actual VDDQ, VDDCA and VSS levels.



Input / Output Capacitance

TOPER; VDDQ = 1.14-1.3V; VDDCA = 1.14-1.3V; VDD1 = 1.7-1.95V

Symbol	Parameter	LPDDR2 1066		Unit
		Min	Max	
C_{CK}	Input capacitance : CK, \overline{CK}	1	2	pF
C_{DCK}	Input capacitance delta : CK, \overline{CK}	0	0.2	pF
C_I	Input capacitance: all other input-only pins	1	2	pF
C_{DI}	Input capacitance delta: all other input-only pins	-0.4	0.4	pF
C_{IO}	Input/output capacitance : DQ, DQS, \overline{DQS} , DM	1.25	2.5	pF
C_{DDQS}	Input/output capacitance delta : DQS, \overline{DQS}	0	0.25	pF
C_{DIO}	Input/output capacitance delta : DQ, DM	-0.5	0.5	pF
C_{ZQ}	Input/output capacitance : ZQ	0	2.5	pF

Notes:

1. This parameter applies to die devices only (does not include package capacitance).
2. This parameter is not subject to production testing. It is verified by design and characterization. The capacitance is measured according to JEP147 (procedure for measuring input capacitance using a vector network analyzer), with VDD1, VDD2, VDDQ and VSS applied; all other pins are left floating.
3. Absolute value of $C_{CK} - \overline{CCK}$.
4. C_I applies to \overline{CS} , CKE, and CA[9:0].
5. $C_{DI} = C_I - 0.5 \times (C_{CK} + \overline{CCK})$
6. DM loading matches DQ and DQS.
7. MR3 I/O configuration DS OP[3:0] = 0001B (34.3 ohm typical)
8. Absolute value of C_{DQS} and \overline{CDQS} .
9. $C_{DIO} = C_{IO} - 0.5 \times (C_{DQS} + \overline{CDQS})$ in byte-lane.
10. Maximum external load capacitance on ZQ pin, including packaging, board, pin, resistor, and other LPDDR2 devices: 5pf.



IDD Specifications

LPDDR2 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current: tCK = tCK(avg)min; tRC = tRCmin; CKE is HIGH; \overline{CS} is HIGH between valid commands; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD01	VDD1	1
	IDD02	VDD2	1
	IDD0in	VDDCA,VDDQ	1,4
Idle power-down standby current: tCK = tCK(avg)min; CKE is LOW; \overline{CS} is HIGH; All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2P1	VDD1	1
	IDD2P2	VDD2	1
	IDD2P,in	VDDCA,VDDQ	1,4
Idle power-down standby current with clock stop: CK =LOW, \overline{CK} =HIGH; CKE is LOW; \overline{CS} is HIGH; All banks/RBs idle; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2PS1	VDD1	1
	IDD2PS2	VDD2	1
	IDD2PS,in	VDDCA,VDDQ	1,4
Idle non power-down standby current: tCK = tCK(avg)min; CKE is HIGH; \overline{CS} is HIGH; All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2N1	VDD1	1
	IDD2N2	VDD2	1
	IDD2N,in	VDDCA,VDDQ	1,4
Idle non power-down standby current with clock stop: CK =LOW, \overline{CK} =HIGH; CKE is HIGH; \overline{CS} is HIGH; All banks/RBs idle; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2NS1	VDD1	1
	IDD2NS2	VDD2	1
	IDD2NSin	VDDCA,VDDQ	1
Active power-down standby current: tCK = tCK(avg)min; CKE is LOW; \overline{CS} is HIGH; One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3P1	VDD1	1
	IDD3P2	VDD2	1
	IDD3P,in	VDDCA,VDDQ	1,4



Active power-down standby current with clock stop: CK=LOW, \overline{CK} =HIGH; CKE is LOW; \overline{CS} is HIGH; One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3PS1	VDD1	1
	IDD3PS2	VDD2	1
	IDD3PS,in	VDDCA,VDDQ	1,4
Active non power-down standby current: tCK = tCK(avg)min; CKE is HIGH; \overline{CS} is HIGH; One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3N1	VDD1	1
	IDD3N2	VDD2	1
	IDD3N,in	VDDCA,VDDQ	1,4
Active non power-down standby current with clock stop: CK=LOW, \overline{CK} =HIGH; CKE is HIGH; \overline{CS} is HIGH; One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3NS1	VDD1	1
	IDD3NS2	VDD2	1
	IDD3NS,in	VDDCA,VDDQ	1,4
Operating burst read current: tCK = tCK(avg)min; \overline{CS} is HIGH between valid commands; One bank/RB active; BL = 4; RL = RLmin; CA bus inputs are SWITCHING; 50% data change each burst transf	IDD4R1	VDD1	1
	IDD4R2	VDD2	1
	IDD4R,in	VDDCA	1
	IDD4RQ	VDDQ	1,4
Operating burst write current: tCK = tCK(avg)min; \overline{CS} is HIGH between valid commands; One bank/RB active; BL = 4; WL = WLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4W1	VDD1	1
	IDD4W2	VDD2	1
	IDD4W,in	VDDCA,VDDQ	1,4
All Bank Refresh Burst current: tCK = tCK(avg)min; CKE is HIGH between valid commands; tRC = tRFCabmin; Burst refresh; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD51	VDD1	1
	IDD52	VDD2	1
	IDD5IN	VDDCA,VDDQ	1,4
All Bank Refresh Average current: tCK = tCK(avg)min;	IDD5AB1	VDD1	1



CKE is HIGH between valid commands; tRC = tREFI; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5AB2	VDD2	1
	IDD5AB,in	VDDCA,VDDQ	1,4
Per Bank Refresh Average current: tCK = tCK(avg)min; CKE is HIGH between valid commands; tRC = tREFI/8; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5PB1	VDD1	1,6
	IDD5PB2	VDD2	1,6
	IDD5PB,in	VDDCA,VDDQ	1,4,6

**IDD Specifications (Continued)****LPDDR2 IDD Specification Parameters and Operating Conditions**

Parameter/Condition	Symbol	Power Supply	Notes
Self refresh current (Standard Temperature Range): CK=LOW, \overline{CK} =HIGH; CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE; Maximum 1x Self-Refresh Rate;	IDD61	VDD1	1,7
	IDD62	VDD2	1,7
	IDD6IN	VDDCA,VDDQ	1,4,7
Deep Power-Down current: CK=LOW, \overline{CK} =HIGH; CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE;	IDD81	VDD1	8
	IDD82	VDD2	8
	IDD8IN	VDDCA,VDDQ	4,8

Notes:

1. Published IDD values are the maximum of the distribution of the arithmetic mean and are measured at 85°C.
2. IDD current specifications are tested after the device is properly initialized.
3. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
4. Measured currents are the summation of VDDQ and VDDCA.
5. Guaranteed by design with output load of 5pf and RON = 40Ohm.
6. Per Bank Refresh only applicable for LPDDR2-S4 devices of 1Gb or higher densities
7. This is the general definition that applies to full-array SELF REFRESH.
8. IDD8 are typical values. IDD8 is measured at 25°C.

**IDD Specifications and Measurement Conditions**

VDD2/VDDQ/VDDCA = 1.14~1.30V; VDD1 = 1.70~1.95V

Symbol	Supply	1066	Unit	
		SDP		
IDD0	I _{DD01}	V _{DD1}	10	mA
	I _{DD02}	V _{DD2}	40	mA
	I _{DD0IN}	V _{VDDCA, VDDQ}	6	mA
IDD2P	I _{DD2P1}	V _{DD1}	450	uA
	I _{DD2P2}	V _{DD2}	600	uA
	I _{DD2PIN}	V _{VDDCA, VDDQ}	50	uA
IDD2PS	I _{DD2PS1}	V _{DD1}	450	uA
	I _{DD2PS2}	V _{DD2}	600	uA
	I _{DD2PSIN}	V _{VDDCA, VDDQ}	50	uA
IDD2N	I _{DD2N1}	V _{DD1}	1	mA
	I _{DD2N2}	V _{DD2}	15	mA
	I _{DD2NIN}	V _{VDDCA, VDDQ}	6	mA
IDD2NS	I _{DD2NS1}	V _{DD1}	1	mA
	I _{DD2NS2}	V _{DD2}	5	mA
	I _{DD2NSIN}	V _{VDDCA, VDDQ}	6	mA
IDD3P	I _{DD3P1}	V _{DD1}	1200	uA
	I _{DD3P2}	V _{DD2}	4	mA
	I _{DD3PIN}	V _{VDDCA, VDDQ}	100	uA
IDD3PS	I _{DD3PS1}	V _{DD1}	1200	uA
	I _{DD3PS2}	V _{DD2}	4	mA
	I _{DD3PSIN}	V _{VDDCA, VDDQ}	100	uA
IDD3N	I _{DD3N1}	V _{DD1}	1.2	mA
	I _{DD3N2}	V _{DD2}	20	mA
	I _{DD3NIN}	V _{VDDCA, VDDQ}	6	mA
IDD3NS	I _{DD3NS1}	V _{DD1}	1.2	mA
	I _{DD3NS2}	V _{DD2}	7	mA
	I _{DD3NSIN}	V _{VDDCA, VDDQ}	6	mA



Symbol	Supply	1066		Unit
		SDP		
IDD4R	I _{DD4R1}	V _{DD1}	2	mA
	I _{DD4R2}	V _{DD2}	200	mA
	I _{DD4RIN}	V _{DDCA}	6	mA
	I _{DD4RQ}	V _{DDQ}	240	mA
IDD4W	I _{DD4W1}	V _{DD1}	2	mA
	I _{DD4W2}	V _{DD2}	150	mA
	I _{DD4WIN}	V _{DDCA} , V _{DDQ} ,	25	mA
IDD5	I _{DD51}	V _{DD1}	15	mA
	I _{DD52}	V _{DD2}	110	mA
	I _{DD5IN}	V _{DDCA} , V _{DDQ} ,	6	mA
IDD5AB	I _{DD5AB1}	V _{DD1}	3	mA
	I _{DD5AB2}	V _{DD2}	20	mA
	I _{DD5ABIN}	V _{DDCA} , V _{DDQ} ,	6	mA
IDD5PB	I _{DD5PB1}	V _{DD1}	3	mA
	I _{DD5PB2}	V _{DD2}	20	mA
	I _{DD5PBIN}	V _{DDCA} , V _{DDQ} ,	6	mA
IDD8	I _{DD81}	V _{DD1}	7.5	uA
	I _{DD82}	V _{DD2}	40	uA
	I _{DD8IN}	V _{DDCA} , V _{DDQ} ,	10	uA



IDD Specifications and Measurement Conditions

VDD2/VDDQ = 1.14~1.30V; VDD1 = 1.70~1.95V

IDD6 Partial Array Self-refresh current;

PASR	Supply	1066	Unit
		SDP	
Full Array	V _{DD1}	700	uA
	V _{DD2}	2000	uA
	V _{DDQ}	50	uA
1/2 Array	V _{DD1}	650	uA
	V _{DD2}	1600	uA
	V _{DDQ}	50	uA
1/4 Array	V _{DD1}	600	uA
	V _{DD2}	1400	uA
	V _{DDQ}	50	uA
1/8 Array	V _{DD1}	550	uA
	V _{DD2}	1300	uA
	V _{DDQ}	50	uA

**REFRESH Requirements by Device Density****LPDDR2-S4 Refresh Requirement Parameters**

Symbol	Parameter	2Gb(SDP)	Unit
	Number of banks	8	
tREFW	Refresh window: TCASE ≤ 85°	32	ms
R	Required number of REFRESH commands (MIN)	8192	
tREFI	Average time between REFRESH commands	3.9	us
tREFIpb	TCASE ≤ 85°C	0.4875	us
tRFCab	Refresh cycle time	130	ns
tRFCpb	Per-bank REFRESH cycle time	60	ns
tREFBW	Burst REFRESH window = $4 \times 8 \times tRFCab$	4.16	us



Electrical Characteristics and Recommended AC Timing

V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14~1.30V; V_{DD1} = 1.70~1.95V

Parameter	Symbol	min/ max	1066	Unit
Clock Timing				
Max. Frequency		~	533	MHz
Average Clock Period	tCK(avg)	min	1.875	ns
		max	100	ns
Average high pulse width	tCH(avg)	min	0.45	tCK(avg)
		max	0.55	tCK(avg)
Average low pulse width	tCL(avg)	min	0.45	tCK(avg)
		max	0.55	tCK(avg)
Absolute Clock Period	tCK(abs)	min	tCK(avg)min + tJIT(per),min	ps
Absolute clock HIGH pulse width (with allowed jitter)	tCH(abs), allowed	min	0.43	tCK(avg)
		max	0.57	tCK(avg)
Absolute clock LOW pulse width (with allowed jitter)	tCL(abs), allowed	min	0.43	tCK(avg)
		max	0.57	tCK(avg)
Parameter	Symbol	min/ max	1066	Unit
Clock Period Jitter (with allowed jitter)	tJIT(per), allowed	min	-90	ps
		max	90	ps
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	tJIT(cc), allowed	max	180	ps
Duty cycle Jitter (with allowed jitter)	tJIT(duty), allowed	min	min((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) * tCK(avg)	ps
		max	max((tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)) * tCK(avg)	ps
Cumulative error across 2 cycles	tERR(2per),	min	-132	ps
	allowed	max	132	ps
Cumulative error across 3 cycles	tERR(3per),	min	-157	ps
	allowed	max	157	ps
Cumulative error across 4 cycles	tERR(4per),	min	-175	ps
	allowed	max	175	ps



Parameter	Symbol	min/ max	1066	Unit
Cumulative error across 5 cycles	tERR(5per),	min	-188	ps
	allowed	max	188	ps
Cumulative error across 6 cycles	tERR(6per),	min	-200	ps
	allowed	max	200	ps
Cumulative error across 7 cycles	tERR(7per),	min	-209	ps
	allowed	max	209	ps
Cumulative error across 8 cycles	tERR(8per),	min	-217	ps
	allowed	max	217	ps
Cumulative error across 9 cycles	tERR(9per),	min	-224	ps
	allowed	max	224	ps
Cumulative error across 10 cycles	tERR(10per),	min	-231	ps
	allowed	max	231	ps
Cumulative error across 11 cycles	tERR(11per),	min	-237	ps
	allowed	max	237	ps
Cumulative error across 12 cycles	tERR(12per),	min	-242	ps
	allowed	max	242	ps
Cumulative error across n = 13, 14 . . . 49, 50 cycles	tERR(nper),	min	$tERR(nper), \text{ allowed, min} = (1 + 0.68\ln(n)) * tJIT(per), \text{ allowed, min}$	ps
	allowed	max	$tERR(nper), \text{ allowed, max} = (1 + 0.68\ln(n)) * tJIT(per), \text{ allowed, max}$	ps



Electrical Characteristics and Recommended AC Timing

 $V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14\sim 1.30V; V_{DD1} = 1.70\sim 1.95V$

Symbol	Parameter	min/ max	min t'CK	Speed Grade	Unit
				1066	
ZQ calibration parameters					
tZQINIT	Calibration initialization Time	min		1	us
tZQCL	Long (Full) Calibration Time	min	6	360	ns
tZQCS	Short Calibration Time	min	6	90	ns
tZQRESET	Calibration Reset Time	min	3	50	ns
Read parameters					
tDQSCK	DQS output access time from CK, \overline{CK}	min		2500	ps
		max		5500	ps
tDQSCKDS	DQSCK Delta Short	max		330	ps
tDQSCKDM	DQSCK Delta Medium	max		680	ps
tDQSCKDL	DQSCK Delta Long	max		920	ps
tDQSQ	DQS-DQ skew, DQS to last DQ valid, per group, per access	max		200	ps
tQHS	Data Hold Skew Factor	max		230	ps
tQSH	DQS output HIGH pulse width	min		tCH(abs) - 0.05	tck(avg)
tQSL	DQS output LOW pulse width	min		tCL(abs) - 0.05	tck(avg)
tQHP	Data half period	min		min(tQSH, tQSL)	tck(avg)
tQH	DQ / DQS output hold time from DQS	min		tQHP - tQHS	ps
Symbol	Parameter	min/ max	min t'CK	Speed Grade	Unit
				1066	
Read parameters					
tRPRE	READ Preamble	min		0.9	tck(avg)
tRPST	READ Postamble	min		tCL(abs) - 0.05	tck(avg)
tLZ(DQS)	DQS Low-Z from CK	min		tDQSCK _{min} - 300	ps
tLZ(DQ)	DQ Low-Z from CK	min		tDQSCK(MIN) - (1.4 × tQHS(MAX))	ps
tHZ(DQS)	DQS High-Z from CK	max		tDQSCK _{max} - 100	ps
tHZ(DQ)	DQ High-Z from CK	max		tDQSCK(MAX) + (1.4 × tDQSQ(MAX))	ps



Symbol	Parameter	min/ max	min t _{CK}	Speed Grade	Unit
				1066	
Write parameters					
t _{DH}	DQ and DM input hold time (V _{REF} based)	min		210	ps
t _{DS}	DQ and DM input setup time (V _{REF} based)	min		210	ps
t _{DIPW}	DQ and DM input pulse width	min		0.35	t _{CK} (avg)
t _{DQSS}	Write command to 1 st DQS latching transition	min		0.75	t _{CK} (avg)
		max		1.25	t _{CK} (avg)
t _{DQSH}	DQS input high-level width	min		0.4	t _{CK} (avg)
t _{DQSL}	DQS input low-level width	min		0.4	t _{CK} (avg)
t _{DSS}	DQS falling edge to CK setup time	min		0.2	t _{CK} (avg)
t _{DSH}	DQS falling edge hold time from CK	min		0.2	t _{CK} (avg)
t _{WPST}	Write postamble	min		0.4	t _{CK} (avg)
t _{WPRE}	Write preamble	min		0.35	t _{CK} (avg)
Symbol	Parameter	min/ max	min t _{CK}	Speed Grade	Unit
				1066	
CKE input parameters					
t _{CKE}	CKE min. pulse width (high and low)	min	3	3	t _{CK} (avg)
t _{ISCKE}	CKE input setup time	min		0.25	t _{CK} (avg)
t _{IHCKE}	CKE input hold time	min		0.25	t _{CK} (avg)
Command / Address Input parameters					
t _{IH}	Address and Control input hold time	min		220	ps
t _{IS}	Address and Control input setup time	min		220	ps
t _{IPW}	Address and Control input pulse width	min		0.4	t _{CK} (avg)
Mode register parameters					
t _{MRR}	MODE Register Read command period	min	2	2	t _{CK} (avg)
t _{MRW}	MODE Register Write command period	min	5	5	t _{CK} (avg)
SDRAM core parameters					
RL	Read Latency	min	3	8	t _{CK} (avg)
WL	Write Latency	min	1	4	t _{CK} (avg)
t _{CKESR}	CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	min	3	15	ns
t _{XSR}	Exit SELF REFRESH to first valid command (min)	min	2	t _{RFC_{AB}} +10	ns



Symbol	Parameter	min/ max	min t _{CK}	Speed Grade	Unit
				1066	
SDRAM core parameters					
t _{XP}	Exit power-down mode to first valid command	min	2	7.5	ns
t _{DPD}	Minimum Deep Power-Down time	min	-	500	us
t _{FAW}	Four-Bank Activate Window	min	8	50	ns
t _{WTR}	Internal WRITE to READ command delay	min	2	7.5	ns
t _{RC}	ACTIVE to ACTIVE command period	min		t _{RAS} + t _{RP_{AB}} (with all-bank Precharge) t _{RAS} + t _{RP_{PB}} (with per-bank Precharge)	ns
t _{CCD}	CAS-to-CAS delay	min	2	2	t _{CK} (avg)
t _{RTP}	Internal READ to PRECHARGE command delay	min	2	7.5	ns
t _{RCD}	RAS-to-CAS delay	min	3	18	ns
t _{RAS}	Row Active Time	min	3	42	ns
		max	-	70	us
t _{WR}	Write recovery time	min	3	15	ns
t _{RPpb}	PRECHARGE command period (single bank)	min	3	15	ns
t _{RPab}	PRECHARGE command period (all banks – 8bank)	min	3	18	ns
t _{RRD}	ACTIVE <i>bank-a</i> to ACTIVE <i>bank-b</i> command	min	2	10	ns
Symbol	Parameter	min/ max	min t _{CK}	Speed Grade	Unit
				1066	
Boot parameters (10MHz ~ 55MHz)					
t _{CKb}	Clock cycle time	min		18	ns
		max		100	ns
t _{ISCKEb}	CKE input setup time	min		2.5	ns
t _{IHCKEb}	CKE input hold time	min		2.5	ns
t _{ISb}	Input setup time	min		1150	ps
Symbol	Parameter	min/ max	min t _{CK}	Speed Grade	Unit
				1066	
Boot parameters (10MHz ~ 55MHz)					
t _{IHb}	Input hold time	min		1150	ps
t _{DQSCKb}	Access window of DQS from CK, \overline{CK}	min		2.0	ns
		max		10.0	ns
t _{DQSqb}	DQS-DQ skew	max		1.2	ns
t _{QHSb}	Data hold skew factor	max		1.2	ns



CA and \overline{CS} Setup and Hold Base Values

Parameter	Data Rate	Reference
	1066	
tIS (base)	0	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 220 \text{ mV}$
tIH (base)	90	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 130 \text{ mV}$

Notes: AC/DC referenced for 1 V/ns CA and \overline{CS} slew rate and 2 V/ns differential CK, \overline{CK} slew rate.

CA and \overline{CS} Setup, Hold, and Derating (Continued)

Derating Values for AC/DC-based tIS/tIH (AC220, DC130)

AC220 DC130 Threshold																	
		CK, \overline{CK} Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
CA, \overline{CS} Slew rate V/ns	2	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1	0	0	0	0	0	0	16	16	32	32						
	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	0.8					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Notes: Cell contents shaded in yellow are defined as "not supported."

Required time tVAC above VIH(ac) {below VIL(ac)} for valid transition

Slew Rate (V/ns)	tVAC @ 220mV [ps]	
	Min	Max
>2.0	175	-
2.0	170	-
1.5	167	-
1.0	163	-
0.9	162	-
0.8	161	-
0.7	159	-
0.6	155	-
0.5	150	-
<0.5	150	-



Data Setup and Hold Base Values

Parameter	Data Rate	Reference
	1066	
tDS (base)	-10	V _{IH} /V _{IL} (AC) = V _{REF} (DC) ± 220 mV
tDH (base)	80	V _{IH} /V _{IL} (DC) = V _{REF} (DC) ± 130 mV

Notes: AC/DC referenced for 1 V/ns DQ, DM slew rate, and 2 V/ns differential DQS, \overline{DQS} slew rate.

Derating Values for AC/DC-based tDS/tDH (AC220, DC130)

AC220 DC130 Threshold																	
		DQS, \overline{DQS} Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}	Δt_{IS}	Δt_{IH}
DQ,DM Slew rate V/ns	2	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1	0	0	0	0	0	0	16	16	32	32						
	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	0.8					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Notes: Cell contents shaded in light purple are defined as "not supported."

Required time tVAC above V_{IH}(ac) {below V_{IL}(ac)} for valid transition

Slew Rate (V/ns)	tVAC @ 220mV [ps]	
	Min	Max
>2.0	175	-
2.0	170	-
1.5	167	-
1.0	163	-
0.9	162	-
0.8	161	-
0.7	159	-
0.6	155	-
0.5	150	-
<0.5	150	-

**Initialization Timing Parameters**

Symbol	Parameter	Value		Unit
		min	max	
t_{INIT0}	Maximum Power Ramp Time	-	20	ms
t_{INIT1}	Minimum CKE low time after completion of power ramp	100	-	ns
t_{INIT2}	Minimum stable clock before first CKE high	5	-	t_{CK}
t_{INIT3}	Minimum idle time after first CKE assertion	200	-	us
t_{INIT4}	Minimum idle time after Reset command, this time will be about $2 \times t_{RFCab} + t_{RPab}$	1	-	us
t_{INIT5}	Maximum duration of Device Auto-Initialization	-	10	us
t_{ZQINIT}	ZQ Initial Calibration	1	-	us
t_{CKb}	Clock cycle time during boot	18	100	ns

Power-Off Timing

Symbol	Parameter	Min	Max	Unit
t_{POFF}	Maximum power-off ramp time	-	2	s



Mode Register Assignment

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00 _H	Device Info	R	(RFU)			RZQI	(RFU)	DI	DAI	
1	01 _H	Device Feature1	W	nWR (for AP)			WC	BT	BL		
2	02 _H	Device Feature2	W	(RFU)			RL & WL				
3	03 _H	I/O Config-1	W	(RFU)			DS				
4	04 _H	Refresh Rate	R	TUF	(RFU)			Refresh Rate			
5	05 _H	Basic Config-1	R	Manufacturer ID							
6	06 _H	Basic Config-2	R	Revision ID1							
7	07 _H	Basic Config-3	R	Revision ID2							
8	08 _H	Basic Config-4	R	I/O width		Density			Type		
9	09 _H	Test Mode	W	Specific Test Mode							
10	0A _H	IO Calibration	W	Calibration Code							
11~15	0B _H ~0F _H	(Reserved)		(RFU)							
16	10 _H	PASR_BANK	W	Bank Mask (4-Bank or 8-Bank)							
17	11 _H	PASR_Seg	W	Segment Mask							
18-19	12 _H ~13 _H	(Reserved)		(RFU)							
20-31	18 _H ~1F _H	Reserved for NVM									
32	20 _H	DQ calibration pattern A	R	See "Data Calibration Pattern Description"							
33-39	21 _H ~27 _H	(Do Not Use)									
40	28 _H	DQ calibration pattern B	R	See "Data Calibration Pattern Description"							
41-47	29 _H ~2F _H	(Do Not Use)		(DNU)							
48-62	30 _H ~3E _H	(Reserved)		(RFU)							
63	3F _H	Reset	W	X							
64-126	40 _H ~7E _H	(Reserved)		(RFU)							
127	7F _H	(Do Not Use)		(DNU)							
128-190	80 _H ~BE _H	(Reserved)		(RFU)							
191	BF _H	(Do Not Use)		(DNU)							
192-254	C0 _H ~FE _H	(Reserved)		(RFU)							
255	FF _H	(Do Not Use)		(DNU)							

Notes:

- RFU bits shall be set to "0" during Mode Register writes. RFU bits shall be read as "0" during Mode Register reads. All Mode Registers that are specified as RFU shall not be written. Writes to read-only registers shall have no impact on the functionality of the device.
- All Mode Registers from that are specified as RFU or write-only shall return undefined data when read and DQS shall be toggled.



MR0_Device Information (MA<7:0> = 00H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00 _H	Device Info	R	(RFU)			RZQI (Optional)		(RFU)	DI	DAI

OP0	DAI (Device Auto-Initialization Status)	Read-only	0 _B : DAI complete 1 _B : DAI still in progress
OP1	DI (Device Information)	Read-only	0 _B : S2 or S4 SDRAM 1 _B : Do Not Use
OP<4:3>	RZQI (Built in Self Test for RZQ Information)	Read-only	00 _B : RZQ self test not supported 01 _B : ZQ-pin may connect to VDDCA or float 10 _B : ZQ-pin may short to GND 11 _B : ZQ-pin self test completed, no error condition detected (ZQpin may not connect to VDDCA or float nor short to GND)

Notes:

1. RZQI, if supported, will be set upon completion of the MRW ZQ Initialization Calibration command.

MR1_Device Feature 1 (MA<7:0> = 01_H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
1	01 _H	Device Feature1	W	nWR (for AP)			WC	BT	BL		

OP<2:0>	BL (Burst Length)	Write-only	010 _B : BL4 (default) 011 _B : BL8 100 _B : BL16 All others: reserved
OP3	BT¹ (Burst Type)	Write-only	0 _B : Sequential (default) 1 _B : Interleaved
OP4	WC (Wrap)	Write-only	0 _B : Wrap (default) 1 _B : No wrap (allowed for SDRAM BL4 only)
OP<7:5>	nWR² (for AP)	Write-only	001 _B : nWR=3 (default) 010 _B : nWR =4 011 _B : nWR =5 100 _B : nWR =6 101 _B : nWR =7 110 _B : nWR =8 All others: reserved

Notes:

1. BL16, interleaved is not an official combination to be supported.
2. Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by $RU(\overset{t}{WR}/\overset{t}{CK})$.



Burst Sequence by BL, BT, WC and column address

C3	C2	C1	C0	WC	BT	BL	Burst Cycle Number and Burst Address Sequence																	
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16		
BL4																								
x	x	0 _B	0 _B	wrap	any	4	0	1	2	3														
x	x	1 _B	0 _B				2	3	0	1														
x	x	x	0 _B	nw	any		y	y+1	y+2	y+3														
BL8																								
x	0 _B	0 _B	0 _B	wrap	seq	8	0	1	2	3	4	5	6	7										
x	0 _B	1 _B	0 _B				2	3	4	5	6	7	0	1										
x	1 _B	0 _B	0 _B				4	5	6	7	0	1	2	3										
x	1 _B	1 _B	0 _B				6	7	0	1	2	3	4	5										
x	0 _B	0 _B	0 _B		int		0	1	2	3	4	5	6	7										
x	0 _B	1 _B	0 _B				2	3	0	1	6	7	4	5										
x	1 _B	0 _B	0 _B				4	5	6	7	0	1	2	3										
x	1 _B	1 _B	0 _B				6	7	4	5	2	3	0	1										
x	x	x	0 _B	nw	any	illegal (not allowed)																		
C3	C2	C1	C0	WC	BT	BL	Burst Cycle Number and Burst Address Sequence																	
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16		
BL16																								
0 _B	0 _B	0 _B	0 _B	wrap	seq	16	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0 _B	0 _B	1 _B	0 _B				2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1		
0 _B	1 _B	0 _B	0 _B				4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3		
0 _B	1 _B	1 _B	0 _B				6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5		
1 _B	0 _B	0 _B	0 _B		8		9	A	B	C	D	E	F	0	1	2	3	4	5	6	7			
1 _B	0 _B	1 _B	0 _B		A		B	C	D	E	F	0	1	2	3	4	5	6	7	8	9			
1 _B	1 _B	0 _B	0 _B		C		D	E	F	0	1	2	3	4	5	6	7	8	9	A	B			
1 _B	1 _B	1 _B	0 _B		E		F	0	1	2	3	4	5	6	7	8	9	A	B	C	D			
x	x	x	0 _B	nw	any	illegal (not allowed)																		
x	x	x	0 _B			illegal (not allowed)																		

Notes:

1. C0 input is not present on CA bus. It is implied zero.
2. For BL=4, the burst address represents C1~C0.
3. For BL=8, the burst address represents C2~C0.
4. For BL=16, the burst address represents C3~C0.
5. For no-wrap, BL4, the burst must not cross the page boundary or the sub-page boundary. The variable y can start at any address with C0 equal to 0, but must not start at any address shown below.



Non-Wrap Restrictions

Width	64Mb	128Mb/256Mb	512Mb/1Gb/2Gb	4Gb/8Gb
Cannot cross full page boundary				
X16	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001	7FE, 7FF, 000, 001
X32	7E, 7F, 00, 01	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001
Cannot cross sub-page boundary				
X16	7E, 7F, 80, 81	0FE, 0FF, 100, 101	1FE, 1FF, 200, 201	3FE, 3FF, 400, 401
X32	none	none	None	none

Notes: Non-wrap BL= 4 data orders shown are prohibited.



MR2_Device Feature 2 (MA<7:0> = 02H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
2	02 _H	Device Feature2	W	(RFU)				RL & WL			

OP<3:0>	<p>RL & WL (Read Latency & Write Latency)</p>	Write-only	<p>0001_B: RL3 / WL1 (default) 0010_B: RL4 / WL2 0011_B: RL5 / WL2 0100_B: RL6 / WL3 0101_B: RL7 / WL4 0110_B: RL8 / WL4 All others: reserved</p>
---------	--	------------	---



MR3_I/O Configuration 1 (MA<7:0> = 03H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
3	03 _H	I/O Config-1	W	(RFU)				DS			

OP<3:0>	DS (Drive Strength)	Write-only	0000 _B : reserved 0001 _B : 34.3 ohm typical 0010 _B : 40.0 ohm typical (default) 0011 _B : 48.0 ohm typical 0100 _B : 60.0 ohm typical 0101 _B : reserved 0110 _B : 80.0 ohm typical 0111 _B : 120.0 ohm typical All others: reserved
---------	---------------------	------------	---



MR4_Device Temperature (MA<7:0> = 04H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
4	04 _H	Refresh Rate	R	TUF	(RFU)			Refresh Rate			

OP<2:0>	Refresh Rate	Read-only	000 _B : SDRAM Low temperature operating limit exceeded 001 _B : 4x tREFI, 4x tREFIpb, 4x tREFW 010 _B : 2x tREFI, 2x tREFIpb, 2x tREFW 011 _B : 1x tREFI, 1x tREFIpb, 1x tREFW (<=85C) 100 _B : RFU 101 _B : 0.25x tREFI, 0.25x tREFIpb, 0.25x tREFW, do not de-rate SDRAM AC timing 110 _B : 0.25x tREFI, 0.25x tREFIpb, 0.25x tREFW, de-rate SDRAM AC timing 111 _B : SDRAM High temperature operating limit exceeded
OP7	TUF (Temperature Update Flag)	Read-only	0 _B : OP<2:0> value has not changed since last read of MR4. 1 _B : OP<2:0> value has changed since last read of MR4.

Notes:

1. A Mode Register Read from MR4 will reset OP7 to "0".
2. OP7 is reset to "0" at power-up.
3. If OP2 equals "1", the device temperature is greater than 85C.
4. OP7 is set to "1", if OP2~OP0 has changed at any time since the last read of MR4.
5. LPDDR2 might not operate properly when OP<2:0> = 000_B or 111_B.
6. For specified operating temperature range and maximum operating temperature.
7. LPDDR2 devices must be derated by adding 1.875ns to the following core timing parameters: tRCD, tRC, tRAS, tRP and tRRD. The tDQSK parameter must be derated. Prevailing clock frequency specifications and related setup and hold timings remain unchanged.
8. The recommended frequency for reading MR4 is provided in "Temperature Sensor".



MR5_Basic Configuration-1 (MA<7:0> = 05H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
5	05 _H	Basic Config-1	R	Manufacturer ID							

OP<7:0>	Manufacturer ID	Access	Manufacturer ID
		Read-only	0000 0000 _B : Reserved 0000 0001 _B : Samsung 0000 0010 _B : Qimonda 0000 0011 _B : Elpida 0000 0100 _B : Etron 0000 0101_B : Nanya 0000 0110 _B : Hynix 0000 0111 _B : Mosel 0000 1000 _B : Winbond 0000 1001 _B : ESMT 0000 1010 _B : Reserved 0000 1011 _B : Spansion 0000 1100 _B : SST 0000 1101 _B : ZMOS 0000 1110 _B : Intel 1111 1110 _B : Numonyx 1111 1111 _B : Micron All Others : Reserved



MR6_Basic Configuration-2 (MA<7:0> = 06H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
6	06 _H	Basic Config-2	R	Revision ID1							

OP<7:0>	Revision ID1	Read-only	Reserved ¹
Notes:			
1. Please contact with NTC for details			

MR7_Basic Configuration-3 (MA<7:0> = 07H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
7	07 _H	Basic Config-3	R	Revision ID2							

OP<7:0>	Revision ID2	Read-only	Reserved ¹
Notes:			
1. Please contact with NTC for details			



MR8_Basic Configuration-4 (MA<7:0> = 08H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
8	08 _H	Basic Config-4	R	I/O width		Density				Type	

OP<1:0>	Type	Read-only	00 _B : S4 SDRAM 01 _B : S2 SDRAM 10 _B : N NVM 11 _B : Reserved
OP<5:2>	Density	Read-only	0000 _B : 64Mb 0001 _B : 128Mb 0010 _B : 256Mb 0011 _B : 512Mb 0100 _B : 1Gb 0101 _B : 2Gb 0110 _B : 4Gb 0111 _B : 8Gb 1000 _B : 16Gb 1001 _B : 32Gb All others: reserved
OP<7:6>	I/O width	Read-only	00 _B : x32 01 _B : x16 10 _B : x8 11 _B : not used



MR9_Test Mode (MA<7:0> = 09H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
9	09 _H	Test Mode	W	Specific Test Mode							

OP<7:0>	Specific Test Mode	Reserved ¹
Notes:		
1. Please contact with NTC for details		



MR10_Calibration (MA<7:0> = 0AH)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
10	0A _H	IO Calibration	W	Calibration Code							

OP<7:0>	Calibration Code	Write-only	0Xff: Calibration command after initialization 0Xab: Long calibration 0x56: Short calibration 0Xc3: ZQ Reset All others: Reserved
---------	------------------	------------	---

Notes:

1. Host processor shall not write MR10 with "Reserved" values.
2. LPDDR2 devices shall ignore calibration command, when a "Reserved" values is written into MR10.
3. See AC timing table for the calibration latency.
4. If ZQ is connected to VSS through RZQ, either the ZQ calibration function (see "MRW ZQ Calibration Command") or default calibration (through the ZQ RESET command) is supported. If ZQ is connected to VDDCA, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device. Devices that do not support calibration ignore the ZQ calibration command.



MR11:15_(Reserved) (MA<7:0> = 0BH- 0FH)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
11~15	0BH~0FH	(reserved)		(RFU)							

OP<7:0>	RFU	Reserved for Future Use
---------	-----	-------------------------



MR16_PASR_Bank Mask (MA<7:0> = 010H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
16	10 _H	PASR_BANK	W	Bank Mask (4-Bank or 8-Bank)							

OP<7:0>	Bank Mask (4-Bank or 8-Bank)	Write-only	0 _B : refresh enable to the bank (=unmasked, default) 1 _B : refresh blocked (=masked)
---------	------------------------------	------------	--

For 4-bank S4 SDRAM, only OP<3:0> are used.

OP	Bank Mask	4 Bank	8 Bank
0	XXXXXXXX1	Bank 0	Bank 0
1	XXXXXX1X	Bank 1	Bank 1
2	XXXXX1XX	Bank 2	Bank 2
3	XXXX1XXX	Bank 3	Bank 3
4	XXX1XXXX	-	Bank 4
5	XX1XXXXX	-	Bank 5
6	X1XXXXXX	-	Bank 6
7	1XXXXXXX	-	Bank 7



MR17_PASR_Segment Mask (MA<7:0> = 011_H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
17	11 _H	PASR_Seg	W	Segment Mask							

OP<7:0>	Segment Mask	Write-only	0 _B : refresh enable to the segment (=unmasked, default) 1 _B : refresh blocked (=masked)
---------	--------------	------------	---

This table indicates the range of row addresses in each masked segment. X is don't care for a particular segment.

Segment	OP	Bank Mask	1Gb	2Gb, 4Gb	8Gb
			R12:10	R13:11	R14:12
0	0	XXXXXXXX1		000 _B	
1	1	XXXXXXXX1X		001 _B	
2	2	XXXXX1XX		010 _B	
3	3	XXXX1XXX		011 _B	
4	4	XXX1XXXX		100 _B	
5	5	XX1XXXXX		101 _B	
6	6	X1XXXXXX		110 _B	
7	7	1XXXXXXX		111 _B	



MR18:19_(Reserved) (MA<7:0> = 012H- 013H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
18-19	12 _H -13 _H	(Reserved)		(RFU)							

OP<7:0>	RFU	Reserved for Future Use
---------	-----	-------------------------

MR20:31_(Do Not Use) (MA<7:0> = 014H- 01FH)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
20-31	18 _H -1F _H	Reserved for NVM									

OP<7:0>	Reserved for NVM	N/A
---------	------------------	-----

MR32_ DQ calibration pattern A (MA<7:0> = 020H)

MR40_ DQ calibration pattern B (MA<7:0> = 028H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
32	20 _H	DQ calibration pattern A	R	See "Data Calibration Pattern Description"							
40	28 _H	DQ calibration pattern B	R	See "Data Calibration Pattern Description"							

OP<7:0>	DQ calibration pattern A	See "Data Calibration Pattern Description"
OP<7:0>	DQ calibration pattern B	See "Data Calibration Pattern Description"



MR63_Reset (MA<7:0> = 03FH): MRW only

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
63	3FH	Reset	W	X							

OP<7:0>	Reset	X (For additional information on MRW RESET, see "Mode Register Write Command" on Timing Spec)
---------	-------	---

Do Not Use and Reserved functions

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
17	11H	(reserved)		(RFU)							
33-39	21H-27H	(Do Not Use)		(DNU)							
41-47	29H-2FH	(Do Not Use)		(DNU)							
48-62	30H-3EH	(Reserved)		(RFU)							
64-126	40H-7EH	(Reserved)		(RFU)							
127	7FH	(Do Not Use)		(DNU)							
128-190	80H-BEH	(Reserved)		(RFU)							
191	BFH	(Do Not Use)		(DNU)							
192-254	C0H-FEH	(Reserved)		(RFU)							
255	FFH	(Do Not Use)		(DNU)							



Revision History

Rev	Page	Modified	Description	Released
1.0	-	-	Preliminary Release	01/2016
1.1	P26-45	Power-on/off sequence & Timing Diagrams	New	04/2016
	P74-75	MR0	OP<4:3>RZQI	
1.2	-	-	Official Release	12/2016



<http://www.nanya.com/>