



# Commercial, Industrial and Automotive Mobile LPDDR2 4Gb / 8Gb(DDP)

## Features

<ul style="list-style-type: none"> <li>● <b>Basis LPDDR2 Compliant</b> <ul style="list-style-type: none"> <li>- Low Power Consumption</li> <li>- Double-data rate on DQs, DQS, DM and CA bus</li> <li>- 4n Prefetch Architecture</li> </ul> </li> <li>● <b>Signal Integrity</b> <ul style="list-style-type: none"> <li>- Configurable DS for system compatibility</li> <li>- ZQ calibration for the accuracy of output driver strength over Process, Voltage and Temperature</li> </ul> </li> <li>● <b>Training for Signals' Synchronization</b> <ul style="list-style-type: none"> <li>- DQ Calibration offering specific DQ output patterns</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>● <b>Data Integrity</b> <ul style="list-style-type: none"> <li>- DRAM built-in Temperature Sensor for Temperature Compensated Self Refresh (TCSR)</li> <li>- Auto Refresh and Self Refresh Modes</li> </ul> </li> <li>● <b>Power Saving Modes</b> <ul style="list-style-type: none"> <li>- Deep Power Down Mode (DPD)</li> <li>- Partial Array Self Refresh (PASR)</li> <li>- Clock Stop capability during idle period</li> </ul> </li> <li>● <b>HSUL12 interface and Power Supply</b> <ul style="list-style-type: none"> <li>- VDD1= 1.70 to 1.95V</li> <li>- VDD2/VDDQ/VDDCA = 1.14 to 1.3V</li> </ul> </li> </ul>
--	---

## Options

- |  |   |
|--|---|
| <ul style="list-style-type: none"> <li>■ <b>Speed Grade (DataRate/Read Latency)</b> <ul style="list-style-type: none"> <li>- 1066 Mbps / RL=8</li> </ul> </li> </ul> | <ul style="list-style-type: none"> <li>■ <b>Temperature Range (Tc)</b> <ul style="list-style-type: none"> <li>- Commercial Grade = - 25°C to + 85°C</li> <li>- Industrial Grade = - 40°C to + 85°C</li> <li>- Automotive Grade 2 = - 40°C to + 105°C</li> </ul> </li> </ul> |
|--|---|

## Programmable functions

- |   |   |
|---|---|
| <ul style="list-style-type: none"> <li>■ <b>Output Drive Impedance (34.3/40/48/60/80/120)</b></li> <li>■ <b>Burst Lengths (4/8/16)</b></li> <li>■ <b>Burst Type (Sequential/Interleaved)</b></li> </ul> | <ul style="list-style-type: none"> <li>■ <b>Read Latency (3/4/5/6/7/8),Write Latency (1/2/3/4)</b></li> <li>■ <b>nWR (3/4/5/6/7/8)</b></li> <li>■ <b>PASR (bank/segment)</b></li> </ul> |
|---|---|

## Packages / Density information

### Lead-free RoHS compliance and Halogen-free

Items (Density / Org. / FBGA Package)			Width x Length x Height (mm)	Ball pitch (mm)
4Gb (SDP)	128Mb x 32 256Mb x 16	134b	10.00 x 11.50 x 0.80	0.65
8Gb (DDP)	256Mb x 32	134b (1-CH)	10.00 x 11.50 x 0.80	0.65

### Density, Signals and Addressing

Items	256Mb x 16	128Mb x 32	256Mb x 32
Channel	-	-	1-CH
CS	CS	CS	CS0, CS1
CKE	CKE	CKE	CKE0, CKE1
CK/CK	CK/CK	CK/CK	CK/CK
DQ	DQ[15:0]	DQ[31:0]	DQ[31:0]
DM	DM[1:0]	DM[3:0]	DM[3:0]
CA	CA[9:0]	CA[9:0]	CA[9:0]
Bank Addr.	BA[2:0]	BA[2:0]	
Row Addr. <sup>1</sup>	R[13:0]	R[13:0]	
Column Addr. <sup>1</sup>	C[10:0]	C[9:0]	

Notes:

1. Row and Column Addresses values on the CA bus that are not used are "don't care."



### Ordering Information

Density	Organization	Part Number	Package	Speed		
				TCK (ns)	Data Rate (Mb/s/pin)	RL

#### Commercial Grade

4Gb (SDP)	128M x 32	NT6TL128M32BA-G0	134-Ball	1.875	1066	8
	256M x 16	NT6TL256M16BA-G0	134-Ball	1.875	1066	8
8Gb (DDP)	256M x 32 (1-CH)	NT6TL256T32BA-G0	134-Ball	1.875	1066	8

#### Industrial Grade


4Gb (SDP)	128M x 32	NT6TL128M32BA-G0I	134-Ball	1.875	1066	8
8Gb (DDP)	256M x 32 (1-CH)	NT6TL256T32BA-G0I	134-Ball	1.875	1066	8

#### Automotive Grade 2

4Gb (SDP)	128M x 32	NT6TL128M32BA-G0H	134-Ball	1.875	1066	8
	256M x 16	NT6TL256M16BA-G0H	134-Ball	1.875	1066	8
8Gb (DDP)	256M x 32 (1-CH)	NT6TL256T32BA-G0H	134-Ball	1.875	1066	8



**LPDDR2 Part Number Guide**



## Descriptions

LPDDR2-S4 uses the double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.


To achieve high-speed operation, our LPDDR2-S4 SDRAM uses the double data rate architecture and adopt 4n-prefetch interface designed to transfer two data per clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half-clock-cycle data transfer at the I/O pins. Read and write accesses to the LPDDR2-S4 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

For LPDDR2-S4 devices, accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Active command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

**Power, Ground, Signals of Single Die, Single Channel Package**

Part Number: NT6TL128M32BA-XXX


Available: 134b



**Power, Ground, Signals of Single Die, Single Channel Package**

Part Number: NT6TL256M16BA-XXX


Available: 134b



### Power, Ground, Signals of Dual Die, Single Channel Package

Part Number: NT6TL256T32BA-XXX

Available: 134b





LPDDR2 134-ball FBGA SDP X32 ballout

(10.00mm x 11.50mm, 0.65mm pitch)

Part Number: NT6TL128M32BA-XXX

< TOP View >

See the balls through the package

<b>A1</b>	1	2	3	4	5	6	7	8	9	10
<b>A</b>	DNU	DNU							DNU	DNU
<b>B</b>	DNU	NC	NC		VDD2	VDD1	DQ31	DQ29	DQ26	DNU
<b>C</b>	VDD1	VSS	NC		VSS	VSS	VDDQ	DQ25	VSS	VDDQ
<b>D</b>	VSS	VDD2	ZQ		VDDQ	DQ30	DQ27	DQS3	DQS3	VSS
<b>E</b>	VSS	CA9	CA8		DQ28	DQ24	DM3	DQ15	VDDQ	VSS
<b>F</b>	VDDCA	CA6	CA7		VSS	DQ11	DQ13	DQ14	DQ12	VDDQ
<b>G</b>	VDD2	CA5	VREFCA		DQS1	DQS1	DQ10	DQ9	DQ8	VSS
<b>H</b>	VDDCA	VSS	CK		DM1	VDDQ				
<b>J</b>	VSS	NC	CK		VSS	VDDQ	VDD2	VSS	VREFDQ	
<b>K</b>	CKE	NC	NC		DM0	VDDQ				
<b>L</b>	CS	NC	NC		DQS0	DQS0	DQ5	DQ6	DQ7	VSS
<b>M</b>	CA4	CA3	CA2		VSS	DQ4	DQ2	DQ1	DQ3	VDDQ
<b>N</b>	VSS	VDDCA	CA1		DQ19	DQ23	DM2	DQ0	VDDQ	VSS
<b>P</b>	VSS	VDD2	CA0		VDDQ	DQ17	DQ20	DQS2	DQS2	VSS
<b>R</b>	VDD1	VSS	NC		VSS	VSS	VDDQ	DQ22	VSS	VDDQ
<b>T</b>	DNU	NC	NC		VDD2	VDD1	DQ16	DQ18	DQ21	DNU
<b>U</b>	DNU	DNU							DNU	DNU
	1	2	3	4	5	6	7	8	9	10

<b>NB</b> (No Ball)
<b>DNU</b> (Do Not Use)
<b>NC</b> (No Connect)



LPDDR2 134-ball FBGA SDP X16 ballout

(10.00mm x 11.50mm, 0.65mm pitch)

Part Number: NT6TL256M16BA-XXX

< TOP View >

See the balls through the package

<b>A1</b>	1	2	3	4	5	6	7	8	9	10
<b>A</b>	DNU	DNU							DNU	DNU
<b>B</b>	DNU	NC	NC		VDD2	VDD1	NC	NC	NC	DNU
<b>C</b>	VDD1	VSS	NC		VSS	VSS	VDDQ	NC	VSS	VDDQ
<b>D</b>	VSS	VDD2	ZQ		VDDQ	NC	NC	NC	NC	VSS
<b>E</b>	VSS	CA9	CA8		NC	NC	NC	DQ15	VDDQ	VSS
<b>F</b>	VDDCA	CA6	CA7		VSS	DQ11	DQ13	DQ14	DQ12	VDDQ
<b>G</b>	VDD2	CA5	VREFCA		DQS1	DQS1	DQ10	DQ9	DQ8	VSS
<b>H</b>	VDDCA	VSS	CK		DM1	VDDQ				
<b>J</b>	VSS	NC	CK		VSS	VDDQ	VDD2	VSS	VREFDQ	
<b>K</b>	CKE	NC	NC		DM0	VDDQ				
<b>L</b>	CS	NC	NC		DQS0	DQS0	DQ5	DQ6	DQ7	VSS
<b>M</b>	CA4	CA3	CA2		VSS	DQ4	DQ2	DQ1	DQ3	VDDQ
<b>N</b>	VSS	VDDCA	CA1		NC	NC	NC	DQ0	VDDQ	VSS
<b>P</b>	VSS	VDD2	CA0		VDDQ	NC	NC	NC	NC	VSS
<b>R</b>	VDD1	VSS	NC		VSS	VSS	VDDQ	NC	VSS	VDDQ
<b>T</b>	DNU	NC	NC		VDD2	VDD1	NC	NC	NC	DNU
<b>U</b>	DNU	DNU							DNU	DNU
	1	2	3	4	5	6	7	8	9	10

<b>NB</b> (No Ball)
<b>DNU</b> (Do Not Use)
<b>NC</b> (No Connect)





LPDDR2 134-ball FBGA DDP X32 ballout

(10.00mm x 11.50mm, 0.65mm pitch)

Part Number: NT6TL256T32BA-XXX

< TOP View >

See the balls through the package

A1	1	2	3	4	5	6	7	8	9	10	
A	DNU	DNU							DNU	DNU	A
B	DNU	NC	NC		VDD2	VDD1	DQ31	DQ29	DQ26	DNU	B
C	VDD1	VSS	NC		VSS	VSS	VDDQ	DQ25	VSS	VDDQ	C
D	VSS	VDD2	ZQ		VDDQ	DQ30	DQ27	DQS3	DQS3	VSS	D
E	VSS	CA9	CA8		DQ28	DQ24	DM3	DQ15	VDDQ	VSS	E
F	VDDCA	CA6	CA7		VSS	DQ11	DQ13	DQ14	DQ12	VDDQ	F
G	VDD2	CA5	VREFCA		DQS1	DQS1	DQ10	DQ9	DQ8	VSS	G
H	VDDCA	VSS	CK		DM1	VDDQ					H
J	VSS	NC	CK		VSS	VDDQ	VDD2	VSS	VREFDQ		J
K	CKE0	CKE1	NC		DM0	VDDQ					K
L	CS0	CS1	NC		DQS0	DQS0	DQ5	DQ6	DQ7	VSS	L
M	CA4	CA3	CA2		VSS	DQ4	DQ2	DQ1	DQ3	VDDQ	M
N	VSS	VDDCA	CA1		DQ19	DQ23	DM2	DQ0	VDDQ	VSS	N
P	VSS	VDD2	CA0		VDDQ	DQ17	DQ20	DQS2	DQS2	VSS	P
R	VDD1	VSS	NC		VSS	VSS	VDDQ	DQ22	VSS	VDDQ	R
T	DNU	NC	NC		VDD2	VDD1	DQ16	DQ18	DQ21	DNU	T
U	DNU	DNU								DNU	U
	1	2	3	4	5	6	7	8	9	10	

NB	(No Ball)
DNU	(Do Not Use)
NC	(No Connect)


### 134-ball Package Outline Drawing

Part Number: NT6TL128M32BA-XXX, NT6TL256M16BA-XXX

NT6TL256T32BA-XXX

Unit: mm

\* BSC (Basic Spacing between Center)




## Ball Descriptions

Symbol	Type	Function
CK, $\overline{CK}$	Input	<b>Clock:</b> CK and $\overline{CK}$ are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, $\overline{CS}$ and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK and $\overline{CK}$ . The positive Clock edge is defined by the crosspoint of a rising CK and a falling $\overline{CK}$ . The negative Clock edge is defined by the crosspoint of a falling CK and a rising $\overline{CK}$ .
CKE	Input	<b>Clock Enable:</b> CKE high activates, and CKE low deactivates internal clock signals, and device input buffers and output drivers. Power saving modes are entered and exited through CKE transitions. CKE is considered part of the command code. CKE is sampled at the positive Clock edge.
$\overline{CS}$	Input	<b>Chip Select:</b> $\overline{CS}$ is considered part of the command code. $\overline{CS}$ is sampled at the positive Clock edge.
CA0 – CA9	Input	<b>Command/Address Inputs:</b> Uni-directional command/address bus inputs. Provide the command and address inputs according to the command truth table. CA is considered part of the command code.
X16: DM[1:0] X32: DM[3:0]	Input	<b>Input Data Mask:</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading matched the DQ and DQS (or $\overline{DQS}$ ). DM0 corresponds to the data on DQ0-DQ7, DM1 corresponds to the data on DQ8-DQ15, DM2 corresponds to the data on DQ16-DQ23, and DM3 corresponds to the data on DQ24-DQ31.
X16: DQ[15:0] X32: DQ[31:0]	Input/output	<b>Data Bus:</b> Bi-directional Input / Output data bus.
X16: DQS[1:0], $\overline{DQS}$ [1:0] X32: DQS[3:0], $\overline{DQS}$ [3:0]	Input/output	<b>Data Strobe (Bi-directional, Differential):</b> The data strobe is bi-directional (used for read and write data) and Differential (DQS and $\overline{DQS}$ ). It is output with read data and input with write data. DQS is edge-aligned to read data, and centered with write data. DQS0 & $\overline{DQS}$ 0 corresponds to the data on DQ0-DQ7, DQS1 & $\overline{DQS}$ 1 corresponds to the data on DQ8-DQ15, DQS2 & $\overline{DQS}$ 2 corresponds to the data on DQ16-DQ23, DQS3 & $\overline{DQS}$ 3 corresponds to the data on DQ24-DQ31.
NC	-	<b>No Connect:</b> No internal electrical connection is present.
ZQ	Input	<b>Reference Pin for Output Drive Strength Calibration.</b> External impedance (240-ohm): this signal is used to calibrate the device output impedance.
VDD1	Supply	<b>Core Power Supply 1:</b> Core power supply
VDD2	Supply	<b>Core Power Supply 2:</b> Core power supply
VDDQ	Supply	<b>DQ Power Supply:</b> Isolated on the die for improved noise immunity.
VDDCA	Supply	<b>Input Receiver Power Supply:</b> Power supply for CA0-9, CKE, $\overline{CS}$ , CK, and $\overline{CK}$ input buffers.
VREFDQ, VREFCA	Supply	<b>Reference Voltage:</b> VREFDQ is reference for DQ input buffers. VREFCA is reference for Command / Address input buffers.
VSS	Supply	<b>Ground</b>

NOTE 1: The signal may show up in a different symbol but it indicates to the same thing. e.g., /CK = CK# =  $\overline{CK}$  = CKb, /DQS = DQS# =  $\overline{DQS}$  = DQSB, /CS = CS# =  $\overline{CS}$  = CSb.

### Simplified State Diagram



Abbr.	Function	Abbr.	Function	Abbr.	Function
<b>ACT</b>	Active	<b>PD</b>	Enter Power Down	<b>REF</b>	Refresh
<b>RD(A)</b>	Read (w/ Autoprecharge)	<b>PDX</b>	Exit Power Down	<b>SREF</b>	Enter self refresh
<b>WR(A)</b>	Write (w/ Autoprecharge)	<b>DPD</b>	Enter Deep Power Down	<b>SREFX</b>	Exit self refresh
<b>PR(A)</b>	Precharge (All)	<b>DPDX</b>	Exit Deep Power Down		
<b>MRW</b>	Mode Register Write	<b>BST</b>	Burst Terminate		
<b>MRR</b>	Mode Register Read	<b>RESET</b>	Reset is achieved through MRW command		

NOTE1: For LPDDR2-S4 SDRAM in the idle state, all banks are precharged.

## Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units
V <sub>DD1</sub>	Voltage on V <sub>DD1</sub> pin relative to V <sub>SS</sub>	-0.4	2.3	V
V <sub>DD2</sub>	Voltage on V <sub>DD2</sub> pin relative to V <sub>SS</sub>	-0.4	1.6	V
V <sub>DDCA</sub>	Voltage on V <sub>DDCA</sub> pin relative to V <sub>SS</sub>	-0.4	1.6	V
V <sub>DDQ</sub>	Voltage on V <sub>DDQ</sub> pin relative to V <sub>SS</sub>	-0.4	1.6	V
V <sub>in</sub> , V <sub>out</sub>	Voltage on any pin relative to V <sub>SS</sub>	-0.4	1.6	V
T <sub>stg</sub>	Storage Temperature (plastic)	-55	+125	°C

### Notes:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For measurement conditions, refer to the JE5D51-2 standard.
3. V<sub>DD2</sub> and V<sub>DDQ</sub> / V<sub>DDCA</sub> must be within 200mV of each other at all times.
4. Voltage on any I/O may not exceed voltage on V<sub>DDQ</sub>; Voltage on any CA input may not exceed voltage on V<sub>DDCA</sub>.
5. V<sub>REF</sub> must always be less than all other supply voltages.
6. The voltage difference between any V<sub>SS</sub> pins may not exceed 100mV.

## AC/DC Operating Conditions

### DC Operating Conditions

Symbol	Parameter	Min	Typical	Max	Unit	Notes
<b>Power Supply</b>						
V <sub>DD1</sub>	Core Supply voltage 1	1.70	1.80	1.95	V	
V <sub>DD2</sub>	Core Supply voltage 2	1.14	1.20	1.30	V	
V <sub>DDCA</sub>	Input Supply Voltage (Command / Address)	1.14	1.20	1.30	V	
V <sub>DDQ</sub>	I/O Supply voltage (DQ)	1.14	1.20	1.30	V	
<b>Leakage current</b>						
I <sub>I</sub>	Input leakage current Any input $0 \leq V_{IN} \leq V_{DDQ} / V_{DDCA}$ , All other pins not under test = 0V	-2	-	2	uA	1
I <sub>VREF</sub>	V <sub>REF</sub> leakage current; V <sub>REFDQ</sub> = V <sub>DDQ</sub> /2 or V <sub>REFCA</sub> = V <sub>DDCA</sub> /2 (all other pins not under test = 0V)	-1	-	1	uA	1

Notes:

- The minimum limit requirement is for testing purposes. The leakage current on VREFCA and VREFDQ pins should be minimal. Although DM is for input only, the DM leakage shall match the DQ and DQS,  $\overline{DQS}$  output leakage specification.

### Temperature Range

Symbol	Parameter / Condition	Min	Typical	Max	Unit	Notes
T <sub>CASE</sub>	Commercial	-25	-	+85	°C	
T <sub>CASE</sub>	Industrial	-40	-	+85		
T <sub>CASE</sub>	Automotive Grade 2	-40	-	+105	°C	

Notes:

- Operating temperature is the case surface temperature at the center of the top side of the device. For measurement conditions, refer to the JEESD51-2 standard.
- Some applications require operation of LPDDR2 in the maximum temperature conditions in Extended Temperature Range between 85 °C and 105 °C case temperature. For LPDDR2 devices, some derating is necessary to operate in this range. See MR4.
- Either the device case temperature rating or the temperature sensor ( See "Temperature Sensor") may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85 °C.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

**Preliminary**

4Gb:NT6TL128M32BA, NT6TL256M16BA

8Gb:NT6TL256T32BA



## AC/DC Input Measurement Level


### AC and DC Logic Levels for Single-Ended Signals

CA inputs (Address and Command) and $\overline{CS}$ inputs					
Symbol	Parameter	LPDDR2 1066		Unit	Notes
		Min	Max		
$V_{IHCA(AC)}$	AC Input logic HIGH voltage	$V_{REFCA} + 220 \text{ mV}$	-	mV	1,3
$V_{IHCA(DC)}$	DC Input logic HIGH voltage	$V_{REFCA} + 130 \text{ mV}$	$V_{DDCA}$	mV	1
$V_{ILCA(AC)}$	AC Input logic LOW voltage	-	$V_{REFCA} - 220 \text{ mV}$	mV	1,3
$V_{ILCA(DC)}$	DC Input logic LOW voltage	$V_{SS}$	$V_{REFCA} - 130 \text{ mV}$	mV	1
$V_{REFCA(DC)}$	Reference voltage for CA and $\overline{CS}$ inputs	$0.49 \times V_{DDCA}$	$0.51 \times V_{DDCA}$	V	4,5
Data inputs (DQ & DM)					
$V_{IHDQ(AC)}$	AC Input logic HIGH voltage	$V_{REFDQ} + 220 \text{ mV}$	-	mV	2,3
$V_{IHDQ(DC)}$	DC Input logic HIGH voltage	$V_{REFDQ} + 130 \text{ mV}$	$V_{DDQ}$	mV	1
$V_{ILDQ(AC)}$	AC Input logic LOW voltage	-	$V_{REFDQ} - 220 \text{ mV}$	mV	2,3
$V_{ILDQ(DC)}$	DC Input logic LOW voltage	$V_{SS}$	$V_{REFDQ} - 130 \text{ mV}$	mV	1
$V_{REFDQ(DC)}$	Reference voltage for DQ and DM inputs	$0.49 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	4,5
Clock enable inputs (CKE)					
Symbol	Parameter	Min	Max	Unit	Notes
$V_{IHCKE(AC)}$	CKE AC Input HIGH voltage	$0.8 * V_{DDCA}$	-	V	3
$V_{ILCKE(AC)}$	CKE AC Input LOW voltage	-	$0.2 * V_{DDCA}$	V	3
NOTE 1 For CA and $\overline{CS}$ input only pins. Vref = VrefCA(DC).					
NOTE 2 For DQ input only pins. Vref = VrefDQ(DC).					
NOTE 3 See "Overshoot and Undershoot Specifications"					
NOTE 4 The ac peak noise on VRefCA may not allow VRefCA to deviate from VRefCA(DC) by more than +/-1% VDDCA (for reference: approx. +/- 12 mV).					
NOTE 5 For reference: approx. VDDCA/2 +/- 12 mV.					



## V<sub>REF</sub> Tolerance

The DC tolerance limits and AC noise limits for the reference voltages V<sub>REFCA</sub> and V<sub>REFDQ</sub> are illustrated below. This figure shows a valid reference voltage V<sub>REF</sub>(t) as a function of time. V<sub>DD</sub> is used in place of V<sub>DDCA</sub> for V<sub>REFCA</sub>, and V<sub>DDQ</sub> for V<sub>REFDQ</sub>. V<sub>REF(DC)</sub> is the linear average of V<sub>REF</sub>(t) over a very long period of time (e.g., 1 second) and is specified as a fraction of the linear average of V<sub>DDQ</sub> or V<sub>DDCA</sub>, also over a very long period of time (e.g., 1 second). This average must meet the MIN/MAX requirements. Additionally, V<sub>REF</sub>(t) can temporarily deviate from V<sub>REF(DC)</sub> by no more than ±1% V<sub>DD</sub>. V<sub>REF</sub>(t) cannot track noise on V<sub>DDQ</sub> or V<sub>DDCA</sub> if doing so would force V<sub>REF</sub> outside these specifications.



**V<sub>REF</sub> DC Tolerance and V<sub>REF</sub> AC Noise Limits**


The voltage levels for setup and hold time measurements V<sub>IH(AC)</sub>, V<sub>IH(DC)</sub>, V<sub>IL(AC)</sub>, and V<sub>IL(DC)</sub> are dependent on V<sub>REF</sub>. V<sub>REF</sub> DC variations affect the absolute voltage a signal must reach to achieve a valid HIGH or LOW, as well as the time from which setup and hold times are measured. When V<sub>REF</sub> is outside the specified levels, devices will function correctly with appropriate timing deratings as long as:

- V<sub>REF</sub> is maintained between 0.44 x V<sub>DDQ</sub> (or V<sub>DDCA</sub>) and 0.56 x V<sub>DDQ</sub> (or V<sub>DDCA</sub>), and the controller achieves the required single-ended AC and DC input levels from instantaneous V<sub>REF</sub>.

System timing and voltage budgets must account for V<sub>REF</sub> deviations outside this range.

The setup/hold specification and derating values must include time and voltage associated with V<sub>REF</sub> AC noise. Timing and voltage effects due to AC noise on V<sub>REF</sub> up to the specified limit (±1% V<sub>DD</sub>) are included in LPDDR2 timings and their associated deratings.

**Input Signal – LPDDR2-1066 Input Signal**




**LPDDR2 1066 Input Signal**

Notes:

1. Numbers reflect typical values.
2. For CA[9:0], CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CKE,  $V_{DD}$  stands for  $V_{DDCA}$ . For DQ, DM, DQS, and  $\overline{DQS}$ ,  $V_{DD}$  stands for  $V_{DDQ}$ .

### AC and DC Logic Levels for Differential Signals



### Differential AC and DC Input Levels

Differential Inputs logical levels (CK, $\overline{CK}$ - $V_{REF} = V_{REFCA(DC)}$ ; DQS, $\overline{DQS}$ : $V_{REF} = V_{REFDQ(DC)}$ )				
Symbol	Parameter	LPDDR2 1066		Unit
		Min	Max	
$V_{IHdiff(AC)}$	Differential input voltage HIGH AC	$2 \times (V_{IH(AC)} - V_{REF})$	Note 3	V
$V_{ILdiff(AC)}$	Differential input voltage LOW AC	Note 3	$2 \times (V_{REF} - V_{IL(AC)})$	V
$V_{IHdiff(DC)}$	Differential input voltage HIGH DC	$2 \times (V_{IH(DC)} - V_{REF})$	Note 3	V
$V_{ILdiff(DC)}$	Differential input voltage LOW DC	Note 3	$2 \times (V_{REF} - V_{IL(DC)})$	V

Notes:

- Used to define a differential signal slew-rate. For CK -  $\overline{CK}$  use  $V_{IH}/V_{IL}(dc)$  of CA and  $V_{REFCA}$ ; for DQS -  $\overline{DQS}$ , use  $V_{IH}/V_{IL}(dc)$  of DQs and  $V_{REFDQ}$ ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.
- For CK and  $\overline{CK}$ , use  $V_{IH}/V_{IL}(AC)$  of CA and  $V_{REFCA}$ ; for DQS and  $\overline{DQS}$ , use  $V_{IH}/V_{IL}(AC)$  of DQ and  $V_{REFDQ}$ . If a reduced AC HIGH or AC LOW is used for a signal group, the reduced voltage level also applies.
- These values are not defined, however the single-ended signals CK,  $\overline{CK}$ , DQS, and  $\overline{DQS}$  must be within the respective limits ( $V_{IH(DC)max}$ ,  $V_{IL(DC)min}$ ) for single-ended signals and must comply with the specified limitations for overshoot and undershoot.




CK,  $\overline{CK}$  and DQS,  $\overline{DQS}$  Time Requirement before Ring back ( $t_{DVAC}$ )

Slew Rate (V/ns)	$t_{DVAC}$ (ps) at $V_{IH}/V_{ILdiff(AC)} = 440$ mV
	Min
>4.0	175
4.0	170
3.0	167
2.0	163
1.8	162
1.6	161
1.4	159
1.2	155
1.0	150
<1.0	150

## Single-Ended Requirements for Differential Signals

Each individual component of a differential signal (CK,  $\overline{\text{CK}}$ , DQS, and  $\overline{\text{DQS}}$ ) must also comply with certain requirements for single-ended signals. CK and  $\overline{\text{CK}}$  must meet  $V_{\text{SEH(AC)min}}/V_{\text{SEL(AC)max}}$  in every half cycle. DQS,  $\overline{\text{DQS}}$  must meet  $V_{\text{SEH(AC)min}}/V_{\text{SEL(AC)max}}$  in every half cycle preceding and following a valid transition.

The applicable AC levels for CA and DQ differ by speed-bin.



Single-Ended Requirement for Differential Signals

Note that while CA and DQ signal requirements are referenced to  $V_{\text{REF}}$ , the single-ended components of differential signals also have a requirement with respect to  $V_{\text{DDQ}}/2$  for DQS, and  $V_{\text{DDCA}}/2$  for CK. The transition of single-ended signals through the AC levels is used to measure setup time. For single-ended components of differential signals, the requirement to reach  $V_{\text{SEL(AC)max}}$  or  $V_{\text{SEH(AC)min}}$  has no bearing on timing; this requirement does, however, add a restriction on the common mode characteristics of these signals.



Single-Ended Levels for CK,  $\overline{CK}$ , DQS,  $\overline{DQS}$


Symbol	Parameter	LPDDR2 1066		Unit
		Min	Max	
$V_{SEH(AC)}$	Single-ended HIGH level for strobes	$(V_{DDQ}/2) + 0.22$	Note 3	V
	Single-ended HIGH level for CK, $\overline{CK}$	$(V_{DDCA}/2) + 0.22$	Note 3	V
$V_{SEL(AC)}$	Single-ended LOW level for strobes	Note 3	$(V_{DDQ}/2) - 0.22$	V
	Single-ended LOW level for CK, $\overline{CK}$	Note 3	$(V_{DDCA}/2) - 0.22$	V

Notes:

- For CK and  $\overline{CK}$ , use  $V_{SEH}/V_{SEL(AC)}$  of CA; for strobes (DQS[3:0] and  $\overline{DQS}$ [3:0]) use  $V_{IH}/V_{IL(AC)}$  of DQ.
- $V_{IH(AC)}$  and  $V_{IL(AC)}$  for DQ are based on  $V_{REFDQ}$ ;  $V_{SEH(AC)}$  and  $V_{SEL(AC)}$  for CA are based on  $V_{REFCA}$ . If a reduced AC HIGH or AC LOW is used for a signal group, the reduced level applies.
- These values are not defined, however the single-ended signals CK,  $\overline{CK}$ , DQS0,  $\overline{DQS0}$ , DQS1,  $\overline{DQS1}$ , DQS2,  $\overline{DQS2}$ , DQS3,  $\overline{DQS3}$  must be within the respective limits ( $V_{IH(DC)max}$ ,  $V_{IL(DC)min}$ ) for single-ended signals, and must comply with the specified limitations for overshoot and undershoot.

## Differential input Cross-Point Voltage

To ensure tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross-point voltage of differential input signals (CK,  $\overline{\text{CK}}$ , DQS, and  $\overline{\text{DQS}}$ ) must meet the specifications bellow. The differential input cross-point voltage ( $V_{IX}$ ) is measured from the actual cross point of true and complement signals to the midlevel between VDD and Vss .



### Cross-Point Voltage for Differential Input Signals (CK, $\overline{\text{CK}}$ , DQS, $\overline{\text{DQS}}$ )

Symbol	Parameter	LPDDR2 1066		Unit
		Min	Max	
$V_{IXCA(AC)}$	Differential input cross-point voltage relative to $V_{DDCA}/2$ for CK and $\overline{\text{CK}}$	-120	+120	mV
$V_{IXDQ(AC)}$	Differential input cross-point voltage relative to $V_{DDQ}/2$ for DQS and $\overline{\text{DQS}}$	-120	+120	mV

Notes:

- The typical value of  $V_{IX(AC)}$  is expected to be about  $0.5 \times V_{DD}$  of the transmitting device, and it is expected to track variations in  $V_{DD}$ .  $V_{IX(AC)}$  indicates the voltage at which differential input signals must cross.
- For CK and  $\overline{\text{CK}}$ ,  $V_{REF} = V_{REFCA(DC)}$ . For DQS and  $\overline{\text{DQS}}$ ,  $V_{REF} = V_{REFDQ(DC)}$ .

### Slew Rate Definitions for Single-Ended Input Signals


Refer to single-ended slew rate definition for address, command and data signals respectively.

### Slew Rate Definitions for Differential Input Signals

Description	Defined by	Measured	
		From	To
Differential input slew rate for rising edge (CK, $\overline{CK}$ and DQS, $\overline{DQS}$ )	$[V_{IHdiffmin} - V_{ILdiffmax}] / \Delta TR_{diff}$	$V_{ILdiffmax}$	$V_{IHdiffmin}$
Differential input slew rate for falling edge (CK, $\overline{CK}$ and DQS, $\overline{DQS}$ )	$[V_{IHdiffmin} - V_{ILdiffmax}] / \Delta TF_{diff}$	$V_{IHdiffmin}$	$V_{ILdiffmax}$

Notes:

- The differential signals (CK,  $\overline{CK}$  and DQS,  $\overline{DQS}$ ) must be linear between these thresholds.



Differential Input Slew Rate Definition for CK,  $\overline{CK}$ , DQS and  $\overline{DQS}$



## AC/DC Output Measurement Level

### Single-Ended AC and DC Output Levels

Symbol	Parameter		LPDDR2 1066	Unit	Notes
$V_{OH(AC)}$	AC output HIGH measurement level (for output slew rate)		$V_{REF} + 0.12$	V	
$V_{OL(AC)}$	AC output LOW measurement level (for output slew rate)		$V_{REF} - 0.12$	V	
$V_{OH(DC)}$	DC output HIGH measurement level (for I-V curve linearity)		$0.9 \times V_{DDQ}$	V	1
$V_{OL(DC)}$	DC output LOW measurement level (for I-V curve linearity)		$0.1 \times V_{DDQ}$	V	2
I <sub>OZ</sub>	Output leakage current (DQ, DM, DQS, $\overline{DQS}$ ) (DQ, DQS, $\overline{DQS}$ are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$ )	Min	-5	uA	
		Max	5	uA	
MM <sub>pupd</sub>	Delta output impedance between pull-up and pull-down for DQ/DM	Min	-15	%	
		Max	15	%	

Notes:

1.  $I_{OH} = -0.1mA$ 2.  $I_{OL} = 0.1mA$ 

### Differential AC and DC Output Levels

Symbol	Parameter		LPDDR2 1066	Unit	Notes
$V_{OHdiff(AC)}$	AC differential output HIGH measurement level (for output SR)		$+ 0.20 \times V_{DDQ}$	V	1
$V_{OLdiff(AC)}$	AC differential output LOW measurement level (for output SR)		$- 0.20 \times V_{DDQ}$	V	2

Notes:

1.  $I_{OH} = -0.1mA$ 2.  $I_{OL} = 0.1mA$


### Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC) for single ended signals as shown below.

#### Single-Ended Output Slew Rate Definition

Description	Defined by	Measured	
		From	To
Single-ended output slew rate for rising edge	$[VOH(AC) - VOL(AC)] / \Delta TR_{SE}$	VOL(AC)	VOH(AC)
Single-ended output slew rate for falling edge	$[VOH(AC) - VOL(AC)] / \Delta TF_{SE}$	VOH(AC)	VOL(AC)

Notes:  
 Output slew rate is verified by design and characterization, and may not be subject to production testing.



Single-Ended Output Slew Rate Definition

**Single-Ended Output Slew Rate**

Symbol	Parameter	LPDDR2 1066		Unit
		Min	Max	
SRQSE	Single-ended output slew rate (output impedance = 40 Ω ± 30%)	1.5	3.5	V/ns
SRQSE	Single-ended output slew rate (output impedance = 60 Ω ± 30%)	1.0	2.5	V/ns
	Output slew-rate-matching ratio (pull-up to pull-down)	0.7	1.4	

Definitions:

SR = slew rate, Q = query output (similar to DQ = data-in, query-output), se = single-ended signals

NOTE 1 Measured with output reference load.

NOTE 2 The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

NOTE 3 The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).

NOTE 4 Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.


### Differential Output Slew Rate

With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between  $V_{OLdiff(AC)}$  and  $V_{OHdiff(AC)}$  for differential signals as shown below.

#### Differential Output Slew Rate Definition

Description	Defined by	Measured	
		From	To
Differential output slew rate for rising edge	$[V_{OHdiff(AC)} - V_{OLdiff(AC)}] / \Delta TR_{diff}$	$V_{OLdiff(AC)}$	$V_{OHdiff(AC)}$
Differential output slew rate for falling edge	$[V_{OHdiff(AC)} - V_{OLdiff(AC)}] / \Delta TF_{diff}$	$V_{OHdiff(AC)}$	$V_{OLdiff(AC)}$

Note: Output slew rate is verified by design and characterization, and may not be subject to production testing.



Differential Output Slew Rate Definition

### Differential Output Slew Rate

Symbol	Parameter	LPDDR2 1066		Unit
		Min	Max	
SRQ <sub>diff</sub>	Differential output slew rate (output impedance = 40 Ω ± 30%)	3.0	7.0	V/ns
SRQ <sub>diff</sub>	Differential output slew rate (output impedance = 60 Ω ± 30%)	2.0	5.0	V/ns

Definitions:

SR = slew rate, Q = query output (similar to DQ = data-in, query-output), diff = differential signals

NOTE 1 Measured with output reference load.

NOTE 2 The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).


NOTE 3 Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.

### AC Overshoot/Undershoot Specification

Parameter		1066	Unit
Maximum peak amplitude provided for overshoot area	Max	0.35	V
Maximum peak amplitude provided for undershoot area	Max	0.35	V
Maximum area above VDD	Max	0.15	V-ns
Maximum area below VSS	Max	0.15	V-ns

Notes:

1. VDD stands for VDDCA for CA[9:0], CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CKE. VDD stands for VDDQ for DQ, DM, DQS, and  $\overline{DQS}$ .
2. Values are referenced from actual VDDQ and VDDCA levels.




**Overshoot and Undershoot Definition**

Notes:

1. VDD stands for VDDCA for CA[9:0], CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CKE. VDD stands for VDDQ for DQ, DM, DQS, and  $\overline{DQS}$ .

## HSUL\_12 Driver Output Timing Reference Load

The timing reference loads are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally with one or more coaxial transmission lines terminated at the tester electronics.



**HSUL\_12 Driver Output Reference Load for Timing and Slew Rate**

**Notes:**


All output timing parameter values (tDQSK, tDQSQ, tQHS, tHZ, tRPRE etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

## Output Driver Impedance Definition

The output driver impedance is selected by a mode register during initialization. The selected value is able to maintain the tight tolerances specified if proper ZQ calibration is performed. Output specifications refer to the default output driver unless specifically stated otherwise. A functional representation of the output buffer is shown in below. The output driver impedance RON is defined by the value of the external reference resistor RZQ as follows:

$$RON_{PU} = \frac{VDDQ - V_{out}}{ABS(I_{out})} \quad \text{when } RON_{PD} \text{ is turned off}$$

$$RON_{PD} = \frac{V_{out}}{ABS(I_{out})} \quad \text{when } RON_{PU} \text{ is turned off}$$



**Output Driver: Definition of Voltages and Currents**

## Input / Output Capacitance

T<sub>OPER</sub>; V<sub>DDQ</sub> = 1.14-1.3V; V<sub>DDCA</sub> = 1.14-1.3V; V<sub>DD1</sub> = 1.7-1.95V

Symbol	Parameter	LPDDR2 1066		Unit
		Min	Max	
C <sub>CK</sub>	<b>Input capacitance :</b> CK, $\overline{CK}$	0.5	2	pF
C <sub>DCK</sub>	<b>Input capacitance delta :</b> CK, $\overline{CK}$	0	0.2	pF
C <sub>I</sub>	<b>Input capacitance:</b> all other input-only pins	0.5	2	pF
C <sub>DI</sub>	<b>Input capacitance delta:</b> all other input-only pins	-0.4	0.4	pF
C <sub>IO</sub>	<b>Input/output capacitance :</b> DQ, DQS, $\overline{DQS}$ , DM	1.25	2.5	pF
C <sub>DDQS</sub>	<b>Input/output capacitance delta :</b> DQS, $\overline{DQS}$	0	0.25	pF
C <sub>DIO</sub>	<b>Input/output capacitance delta :</b> DQ, DM	-0.5	0.5	pF
C <sub>ZQ</sub>	<b>Input/output capacitance :</b> ZQ	0	2.5	pF

Notes:

1. This parameter applies to die devices only (does not include package capacitance).
2. This parameter is not subject to production testing. It is verified by design and characterization. The capacitance is measured according to JEP147 (procedure for measuring input capacitance using a vector network analyzer), with V<sub>DD1</sub>, V<sub>DD2</sub>, V<sub>DDQ</sub>, V<sub>SS</sub> applied; all other pins are left floating.
3. Absolute value of C<sub>CK</sub> -  $\overline{CCK}$ .
4. C<sub>I</sub> applies to  $\overline{CS}$ , CKE, and CA[9:0].
5. C<sub>DI</sub> = C<sub>I</sub> - 0.5 × (C<sub>CK</sub> +  $\overline{CCK}$ )
6. DM loading matches DQ and DQS.
7. MR3 I/O configuration DS OP[3:0] = 0001B (34.3 ohm typical)
8. Absolute value of CDQS and  $\overline{CDQS}$ .
9. C<sub>DIO</sub> = C<sub>IO</sub> - 0.5 × (CDQS +  $\overline{CDQS}$ ) in byte-lane.
10. Maximum external load capacitance on ZQ pin, including packaging, board, pin, resistor, and other LPDDR2 devices: 5pf.

## IDD Specification Parameters and Test Conditions

### IDD Measurement Conditions

The following definitions and conditions are used in the IDD measurement tables unless stated otherwise:

- LOW:  $V_{IN} \leq V_{IL(DC)max}$
- HIGH:  $V_{IN} \geq V_{IH(DC)min}$
- STABLE: Inputs are stable at a HIGH or LOW level
- SWITCHING: See Tables below

### Switching for CA Input Signal

	CK (Rising) / $\overline{CK}$ (Falling)	CK (Falling) / $\overline{CK}$ (Rising)	CK (Rising) / $\overline{CK}$ (Falling)	CK (Falling) / $\overline{CK}$ (Rising)	CK (Rising) / $\overline{CK}$ (Falling)	CK (Falling) / $\overline{CK}$ (Rising)	CK (Rising) / $\overline{CK}$ (Falling)	CK (Falling) / $\overline{CK}$ (Rising)
Cycle	N		N+1		N+2		N+3	
$\overline{CS}$	HIGH		HIGH		HIGH		HIGH	
CA0	H	L	L	L	L	H	H	H
CA1	H	H	H	L	L	L	L	H
CA2	H	L	L	L	L	H	H	H
CA3	H	H	H	L	L	L	L	H
CA4	H	L	L	L	L	H	H	H
CA5	H	H	H	L	L	L	L	H
CA6	H	L	L	L	L	H	H	H
CA7	H	H	H	L	L	L	L	H
CA8	H	L	L	L	L	H	H	H
CA9	H	H	H	L	L	L	L	H

Notes:

1.  $\overline{CS}$  must always be driven HIGH.
2. For each clock cycle, 50% of the CA bus is changing between HIGH and LOW.
3. The noted pattern (N, N + 1, N + 2, N + 3...) is used continuously during IDD measurement for IDD values that require switching on the CA bus.



## IDD Measurement Conditions (Continued)

### Switching for IDD4R

Clock	CKE	$\overline{CS}$	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	H	L	N	Read_Rising	HLH	LHLHLHL	L
Falling	H	L	N	Read_Falling	LLL	LLLLLLL	L
Rising	H	H	N+1	NOP	LLL	LLLLLLL	H
Falling	H	H	N+1	NOP	HLH	HLHLLHL	L
Rising	H	L	N+2	Read_Rising	HLH	HLHLLHL	H
Falling	H	L	N+2	Read_Falling	LLL	HHHHHHH	H
Rising	H	H	N+3	NOP	LLL	HHHHHHH	H
Falling	H	H	N+3	NOP	HLH	LHLHLHL	L

Notes:

1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
2. The noted pattern (N, N + 1...) is used continuously during IDD measurement for IDD4R.

### Switching for IDD4W

Clock	CKE	$\overline{CS}$	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	H	L	N	Write_Rising	HLL	LHLHLHL	L
Falling	H	L	N	Write_Falling	LLL	LLLLLLL	L
Rising	H	H	N+1	NOP	LLL	LLLLLLL	H
Falling	H	H	N+1	NOP	HLH	HLHLLHL	L
Rising	H	L	N+2	Write_Rising	HLL	HLHLLHL	H
Falling	H	L	N+2	Write_Falling	LLL	HHHHHHH	H
Rising	H	H	N+3	NOP	LLL	HHHHHHH	H
Falling	H	H	N+3	NOP	HLH	LHLHLHL	L

Notes:

1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
2. Data masking (DM) must always be driven LOW.
3. The noted pattern (N, N + 1...) is used continuously during IDD measurement for IDD4W

## IDD Specifications

### LPDDR2 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
<b>Operating one bank active-precharge current:</b> tCK = tCK(avg)min; tRC = tRCmin; CKE is HIGH; $\overline{CS}$ is HIGH between valid commands; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD01	VDD1	1
	IDD02	VDD2	1
	IDD0in	VDDCA,VDDQ	1,4
<b>Idle power-down standby current:</b> tCK = tCK(avg)min; CKE is LOW; $\overline{CS}$ is HIGH; All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2P1	VDD1	1
	IDD2P2	VDD2	1
	IDD2P,in	VDDCA,VDDQ	1,4
<b>Idle power-down standby current with clock stop:</b> CK =LOW, $\overline{CK}$ =HIGH; CKE is LOW; $\overline{CS}$ is HIGH; All banks/RBs idle; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2PS1	VDD1	1
	IDD2PS2	VDD2	1
	IDD2PS,in	VDDCA,VDDQ	1,4
<b>Idle non power-down standby current:</b> tCK = tCK(avg)min; CKE is HIGH; $\overline{CS}$ is HIGH; All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2N1	VDD1	1
	IDD2N2	VDD2	1
	IDD2N,in	VDDCA,VDDQ	1,4
<b>Idle non power-down standby current with clock stop:</b> CK =LOW, $\overline{CK}$ =HIGH; CKE is HIGH; $\overline{CS}$ is HIGH; All banks/RBs idle; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2NS1	VDD1	1
	IDD2NS2	VDD2	1
	IDD2NSIN	VDDCA,VDDQ	1
<b>Active power-down standby current:</b> tCK = tCK(avg)min; CKE is LOW; $\overline{CS}$ is HIGH;	IDD3P1	VDD1	1
	IDD3P2	VDD2	1

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA



One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3P,in	VDDCA,VDDQ	1,4
Active power-down standby current with clock stop: CK=LOW, $\overline{CK}$ =HIGH; CKE is LOW; $\overline{CS}$ is HIGH; One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3PS1	VDD1	1
	IDD3PSS2	VDD2	1
	IDD3PS,in	VDDCA,VDDQ	1,4
Active non power-down standby current: tCK = tCK(avg)min; CKE is HIGH; $\overline{CS}$ is HIGH; One bank/RB active; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD3N1	VDD1	1
	IDD3N2	VDD2	1
	IDD3N,in	VDDCA,VDDQ	1,4
Active non power-down standby current with clock stop:  CK=LOW, $\overline{CK}$ =HIGH; CKE is HIGH; $\overline{CS}$ is HIGH; One bank/RB active; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD3NS1	VDD1	1
	IDD3NS2	VDD2	1
	IDD3NS,in	VDDCA,VDDQ	1,4
Operating burst read current: tCK = tCK(avg)min; $\overline{CS}$ is HIGH between valid commands; One bank/RB active; BL = 4; RL = RLmin; CA bus inputs are SWITCHING; 50% data change each burst transf	IDD4R1	VDD1	1
	IDD4R2	VDD2	1
	IDD4R,in	VDDCA	1
Operating burst write current: tCK = tCK(avg)min; $\overline{CS}$ is HIGH between valid commands; One bank/RB active; BL = 4; WL = WLmin; CA bus inputs are SWITCHING; 50% data change each burst transfer	IDD4W1	VDD1	1
	IDD4W2	VDD2	1
	IDD4W,in	VDDCA,VDDQ	1,4
All Bank Refresh Burst current: tCK = tCK(avg)min; CKE is HIGH between valid commands; tRC = tRFCabmin; Burst refresh; CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD51	VDD1	1
	IDD52	VDD2	1
	IDD5IN	VDDCA,VDDQ	1,4
All Bank Refresh Average current: tCK = tCK(avg)min;	IDD5AB1	VDD1	1

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA

8Gb:NT6TL256T32BA



<b>CKE is HIGH between valid commands;</b> <b>tRC = tREFI;</b> <b>CA bus inputs are SWITCHING;</b> <b>Data bus inputs are STABLE;</b>	IDD5AB2	VDD2	1
	IDD5AB,in	VDDCA,VDDQ	1,4
<b>Per Bank Refresh Average current:</b> <b>tCK = tCK(avg)min;</b> <b>CKE is HIGH between valid commands;</b> <b>tRC = tREFI/8;</b> <b>CA bus inputs are SWITCHING;</b> <b>Data bus inputs are STABLE;</b>	IDD5PB1	VDD1	1,6
	IDD5PB2	VDD2	1,6
	IDD5PB,in	VDDCA,VDDQ	1,4,6

## IDD Specifications (Continued)

### LPDDR2 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
<b>Self refresh current (Standard Temperature Range):</b> CK=LOW, $\overline{CK}$ =HIGH; CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE; Maximum 1x Self-Refresh Rate;	IDD61	VDD1	1,7
	IDD62	VDD2	1,7
	IDD6IN	VDDCA,VDDQ	1,4,7
<b>Self refresh current (Extended Temperature Range):</b> CK=LOW, $\overline{CK}$ =HIGH; CKE is LOW; CA bus inputs are STABLE; Data bus inputs are STABLE;	IDD6ET1	VDD1	7,8
	IDD6ET2	VDD2	7,8
	IDD6ET,in	VDDCA,VDDQ	4,7,8

Notes:

1. Published IDD values are the maximum of the distribution of the arithmetic mean and are measured at 85°C.
2. IDD current specifications are tested after the device is properly initialized.
3. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
4. Measured currents are the summation of VDDQ and VDDCA.
5. Guaranteed by design with output load of 5pf and RON = 400hm.
6. Per Bank Refresh only applicable for LPDDR2-S4 devices of 1Gb or higher densities
7. This is the general definition that applies to full-array SELF REFRESH.
8. IDD6ET is typical values.



**IDD Specifications and Measurement Conditions**  
VDD2/VDDQ/VDDCA = 1.14~1.30V; VDD1 = 1.70~1.95V

Symbol		Supply	1066		Unit
			SDP	DDP	
IDD0	I <sub>DD01</sub>	V <sub>DD1</sub>	15	30	mA
	I <sub>DD02</sub>	V <sub>DD2</sub>	70	140	
	I <sub>DD0IN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	10	20	
IDD2P	I <sub>DD2P1</sub>	V <sub>DD1</sub>	600	1200	uA
	I <sub>DD2P2</sub>	V <sub>DD2</sub>	800	1600	
	I <sub>DD2PIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240	
IDD2PS	I <sub>DD2PS1</sub>	V <sub>DD1</sub>	600	1200	uA
	I <sub>DD2PS2</sub>	V <sub>DD2</sub>	800	1600	
	I <sub>DD2PSIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240	
IDD2N	I <sub>DD2N1</sub>	V <sub>DD1</sub>	2	4	mA
	I <sub>DD2N2</sub>	V <sub>DD2</sub>	20	40	
	I <sub>DD2NIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	10	20	
IDD2NS	I <sub>DD2NS1</sub>	V <sub>DD1</sub>	1.7	3.4	mA
	I <sub>DD2NS2</sub>	V <sub>DD2</sub>	10	20	
	I <sub>DD2NSIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	6	12	
IDD3P	I <sub>DD3P1</sub>	V <sub>DD1</sub>	1000	2000	uA
	I <sub>DD3P2</sub>	V <sub>DD2</sub>	7.5	15	mA
	I <sub>DD3PIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	150	300	uA
IDD3PS	I <sub>DD3PS1</sub>	V <sub>DD1</sub>	1200	2400	uA
	I <sub>DD3PS2</sub>	V <sub>DD2</sub>	7.5	15	mA
	I <sub>DD3PSIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	150	300	uA
IDD3N	I <sub>DD3N1</sub>	V <sub>DD1</sub>	2	4	mA
	I <sub>DD3N2</sub>	V <sub>DD2</sub>	25	50	
	I <sub>DD3NIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	10	20	
IDD3NS	I <sub>DD3N1</sub>	V <sub>DD1</sub>	2	4	mA
	I <sub>DD3N2</sub>	V <sub>DD2</sub>	20	40	
	I <sub>DD3SIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	6	12	
IDD4R	I <sub>DD4R1</sub>	V <sub>DD1</sub>	3	6	mA
	I <sub>DD4R2</sub>	V <sub>DD2</sub>	250	500	
	I <sub>DD4RIN</sub>	V <sub>DDCA</sub>	10	20	

Continue to next page

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA

8Gb:NT6TL256T32BA



Symbol		Supply	1066		Unit
			SDP	DDP	
IDD4W	I <sub>DD4W1</sub>	V <sub>DD1</sub>	3	6	mA
	I <sub>DD4W2</sub>	V <sub>DD2</sub>	250	500	
	I <sub>DD4WIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	35	70	
IDD5	I <sub>DD51</sub>	V <sub>DD1</sub>	20	40	mA
	I <sub>DD52</sub>	V <sub>DD2</sub>	150	300	
	I <sub>DD5IN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	10	20	
IDD5AB	I <sub>DD5AB1</sub>	V <sub>DD1</sub>	5	10	mA
	I <sub>DD5AB2</sub>	V <sub>DD2</sub>	25	50	
	I <sub>DD5ABIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	10	20	
IDD5PB	I <sub>DD5PB1</sub>	V <sub>DD1</sub>	5	10	mA
	I <sub>DD5PB2</sub>	V <sub>DD2</sub>	25	50	
	I <sub>DD5PBIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	10	20	
IDD6	I <sub>DD61</sub>	V <sub>DD1</sub>	1000	2000	uA
	I <sub>DD62</sub>	V <sub>DD2</sub>	4000	8000	
	I <sub>DD6IN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240	

Continue to next page



**IDD Specifications and Measurement Conditions**

VDD2/VDDQ/VDDCA = 1.14~1.30V; VDD1 = 1.70~1.95V

**IDD6 Partial Array Self-refresh current;**

PASR	Supply	1066		Unit
		SDP	DDP	
Full Array	V <sub>DD1</sub>	1000	2000	uA
	V <sub>DD2</sub>	4000	8000	
	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240	
1/2 Array	V <sub>DD1</sub>	950	1900	
	V <sub>DD2</sub>	2300	4600	
	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240	
1/4 Array	V <sub>DD1</sub>	900	1800	
	V <sub>DD2</sub>	1500	3000	
	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240	
1/8 Array	V <sub>DD1</sub>	850	1700	
	V <sub>DD2</sub>	1060	2120	
	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240	



## Electrical Characteristic and AC Timing

### Clock Specification

The specified clock jitter is a random jitter with Gaussian distribution. Input clocks violating minimum or maximum values may result in device malfunction.

### Definitions and Calculations

Symbol	Description	Calculation	Notes
$tCK(avg)$ and $nCK$	<p>The average clock period across any consecutive 200-cycle window. Each clock period is calculated from rising clock edge to rising clock edge.</p> <p>Unit <math>tCK(avg)</math> represents the actual clock average <math>tCK(avg)</math> of the input clock under operation. Unit <math>nCK</math> represents one clock cycle of the input clock, counting from actual clock edge to actual clock edge.</p> <p><math>tCK(avg)</math> can change no more than <math>\pm 1\%</math> within a 100-clock-cycle window, provided that all jitter and timing specifications are met.</p>	$tCK(avg) = \left( \sum_{j=1}^N tCK_j \right) / N$ <p>where <math>N = 200</math></p>	
$tCK(abs)$	The absolute clock period, as measured from one rising clock edge to the next consecutive rising clock edge.		
$tCH(avg)$	The average HIGH pulse width, as calculated across any 200 consecutive HIGH pulses.	$tCH(avg) = \left( \sum_{j=1}^N tCH_j \right) / (N \times tCK(avg))$ <p>where <math>N = 200</math></p>	
$tCL(avg)$	The average LOW pulse width, as calculated across any 200 consecutive LOW pulses.	$tCL(avg) = \left( \sum_{j=1}^N tCL_j \right) / (N \times tCK(avg))$ <p>where <math>N = 200</math></p>	
$tJIT(per)$	The single-period jitter defined as the largest deviation of any signal $tCK$ from $tCK(avg)$ .	$tJIT(per) = \min/\max \text{ of } \left[ tCK_i - tCK(avg) \right]$ <p>Where <math>i = 1 \text{ to } 200</math></p>	
$tJIT(per),act$	The actual clock jitter for a given system.		
$tJIT(per),allowed$	The specified clock period jitter allowance.		
$tJIT(cc)$	The absolute difference in clock periods between two consecutive clock cycles. $tJIT(cc)$ defines the cycle-to-cycle jitter.	$tJIT(cc) = \max \text{ of } \left[ tCK_{i+1} - tCK_i \right]$	

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA

Preliminary



Symbol	Description	Calculation	Notes
$tERR(nper)$	The cumulative error across $n$ multiple consecutive cycles from $tCK(avg)$ .	$tERR(nper) = \left[ \sum_{j=i}^{i+n-1} tCK_j \right] - (n \times tCK(avg))$	
$tERR(nper),act$	The actual cumulative error over $n$ cycles for a given system.		
$tERR(nper),allowed$	The specified cumulative error allowance over $n$ cycles.		
$tERR(nper),min$	The minimum $tERR(nper)$ .	$tERR(nper),min = (1 + 0.68LN(n)) \times tJIT(per),min$	
$tERR(nper),max$	The maximum $tERR(nper)$ .	$tERR(nper),max = (1 + 0.68LN(n)) \times tJIT(per),max$	
$tJIT(duty)$	Defined with tCH jitter and tCL jitter. tCH jitter is the largest deviation of any single tCH from $tCH(avg)$ . tCL jitter is the largest deviation of any single tCL from $tCL(avg)$ .	$tJIT(duty) = \min/\max \text{ of } [tJIT(CH), tJIT(CL)]$ <p>Where:</p> $tJIT(CH) = [tCH_i - tCH(avg) \text{ where } i = 1 \text{ to } 200]$ $tJIT(CL) = [tCL_i - tCL(avg) \text{ where } i = 1 \text{ to } 200]$	

## Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however, it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

Symbol	Parameter	Minimum	Unit
$tCK(abs)$	Absolute clock period	$tCK(avg),min + tJIT(per),min$	ps
$tCH(abs)$	Absolute clock HIGH pulse width	$tCH(avg),min + tJIT(duty),min / tCK(avg),min$	$tCK(avg)$
$tCL(abs)$	Absolute clock LOW pulse width	$tCL(avg),min + tJIT(duty),min / tCK(avg),min$	$tCK(avg)$

Notes:

- $tCK(avg),min$  is expressed in ps for this table.
- $tJIT(duty),min$  is a negative value.

## Period Clock Jitter

LPDDR2 devices can tolerate some clock period jitter without core timing parameter derating. This section describes device timing requirements with clock period jitter (tJIT(per)) in excess of the values found in the AC timing table. Calculating cycle time derating and clock cycle derating are also described.

## Clock Period Jitter Effects on Core Timing Parameters

Core timing parameters (tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW) extend across multiple clock cycles. Period clock jitter impacts these parameters when measured in numbers of clock cycles. Within the specification limits, the device is characterized and verified to support  $tnPARAM = RU[tPARAM / tCK(avg)]$ . During device operation where clock jitter is outside specification limits, the number of clocks or tCK(avg), may need to be increased based on the values for each core timing parameter.

## Cycle Time Derating for Core Timing Parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period( tCK(avg) ) and actual cumulative period error (tERR(tnPARAM), act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed) , the equation below calculates the amount of cycle time de-rating(in ns) required if the equation results in a positive value for a core timing parameter(tCORE). A cycle time de-rating analysis should be conducted for each core timing parameter. The amount of cycle time de-rating required is the maximum of the cycle time de-rating determined for each individual core timing parameter.

$$CycleTimeDerating = MAX\left\{\left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tnPARAM} - tCK(avg)\right), 0\right\}$$

## Clock Cycle Derating for Core Timing Parameters

For each core timing parameter and a given number of clocks (tnPARAM), clock cycle derating should be specified with tJIT(per). For a given number of clocks (tnPARAM), for each core parameter, average clock period( tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter (tCORE), A clock cycle de-rating analysis should be conducted for each core timing parameter.

$$ClockCycleDerating = RU\left\{\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)}\right\} - tnPARAM$$

## Clock Jitter Effects on Command/Address Timing Parameters

Command/address timing parameters ( $t_{IS}$ ,  $t_{IH}$ ,  $t_{ISCKE}$ ,  $t_{IHCKE}$ ,  $t_{ISb}$ ,  $t_{IHb}$ ,  $t_{ISCKEb}$ ,  $t_{IHCKEb}$ ) are measured from a command/address signal (CKE, CS, or CA[9:0]) transition edge to its respective clock signal (CK,  $\overline{CK}$ ) crossing. The specification values are not affected by the  $t_{JIT(per)}$  applied, as the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

## Clock Jitter Effects on READ Timing Parameters

### $t_{RPRE}$

When the device is operated with input clock jitter,  $t_{RPRE}$  must be derated by the actual period jitter ( $t_{JIT(per),act,max}$ ) of the input clock that exceeds the allowed period jitter ( $t_{JIT(per),allowed,max}$ ). Output de-ratings are relative to the input clock.

$$t_{RPRE}(min, derated) = 0.9 - \left( \frac{t_{JIT(per),act,max} - t_{JIT(per),allowed,max}}{t_{CK}(avg)} \right)$$

For example,

if the measured jitter into a LPDDR2-800 device has  $t_{CK}(avg) = 2500ps$ ,  $t_{JIT(per),act,min} = -172ps$ , and  $t_{JIT(per),act,max} = +193ps$ ,

then  $t_{RPRE,min, derated} = 0.9 - (t_{JIT(per),act,max} - t_{JIT(per),$

$allowed,max)/t_{CK}(avg) = 0.9 - (193 - 100)/2500 = 0.8628 t_{CK}(avg)$ .

### $t_{LZ(DQ)}$ , $t_{HZ(DQ)}$ , $t_{DQSCK}$ , $t_{LZ(DQS)}$ , $t_{HZ(DQS)}$

These parameters are measured from a specific clock edge to a data signal transition (DM<sub>n</sub> or DQ<sub>m</sub>, where:  $n = 0, 1, 2,$  or  $3$ ; and  $m = DQ[31:0]$ ), and specified timings must be met with respect to that clock edge. Therefore, they are not affected by  $t_{JIT(per)}$ .

### $t_{QSH}$ , $t_{QSL}$

These parameters are affected by duty cycle jitter, represented by  $t_{CH}(abs)min$  and  $t_{CL}(abs)min$ . Therefore  $t_{QSH}(abs)min$  and  $t_{QSL}(abs)min$  can be specified with  $t_{CH}(abs)min$  and  $t_{CL}(abs)min$ .  $t_{QSH}(abs)min = t_{CH}(abs)min - 0.05$ ,  $t_{QSL}(abs)min = t_{CL}(abs)min - 0.05$ . These parameters determine the absolute data-valid window at the device pin. The absolute minimum data-valid window @ the device pin =  $\min [(t_{QSH}(abs)min \times t_{CK}(avg)min - t_{DQSQmax} - t_{QHSmax}), (t_{QSL}(abs)min \times t_{CK}(avg)min - t_{DQSQmax} - t_{QHSmax})]$ . This minimum data-valid window must be met at the target frequency regardless of clock jitter.

### tRPST

tRPST is affected by duty cycle jitter, represented by tCL(abs). Therefore, tRPST(abs)min can be specified by tCL(abs)min.  
 $tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min.$

## Clock Jitter Effects on WRITE Timing Parameters

### tDS, tDH

These parameters are measured from a data signal (DMn or DQm, where n = 0, 1, 2, 3; and m = DQ[31:0]) transition edge to its respective data strobe signal (DQSn,  $\overline{DQSn} = 0,1,2,3$ ) crossing. The specification values are not affected by the amount of tJIT(per) applied, as the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

### tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx,  $\overline{DQSx}$ ) crossing to its respective clock signal (CK,  $\overline{CK}$ ) crossing. The specification values are not affected by the amount of tJIT(per) applied, as the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.



REFRESH Requirements by Device Density

LPDDR2-S4 Refresh Requirement Parameters

Symbol	Parameter	4Gb (SDP)	8Gb (DDP)	Unit
	Number of banks	8		
tREFW	Refresh window: TCASE ≤ 85°C	32		ms
tREFW	Refresh window: 85°C < TCASE ≤ 105°C	8		ms
R	Required number of REFRESH commands (MIN)	8192	8192	
tREFI	Average time between REFRESH commands	3.9	3.9	us
tREFIpb	TCASE ≤ 85°C	0.4875	0.4875	us
tREFI	Average time between REFRESH commands	0.975	0.975	us
tREFIpb	85°C < TCASE ≤ 105°C	0.121875	0.121875	us
tRFCab	Refresh cycle time	130	130	ns
tRFCpb	Per-bank REFRESH cycle time	60	60	ns
tREFBW	Burst REFRESH window = 4 × 8 × tRFCab	4.16	4.16	us

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA

Preliminary



## Electrical Characteristics and Recommended AC Timing

$V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14 \sim 1.30V$ ;  $V_{DD1} = 1.70 \sim 1.95V$

Parameter	Symbol	min/ max	1066	Unit
<b>Clock Timing</b>				
Max. Frequency		~	533	MHz
Average Clock Period	<b>tCK(avg)</b>	min	1.875	ns
		max	100	ns
Average high pulse width	<b>tCH(avg)</b>	min	0.45	tCK(avg)
		max	0.55	tCK(avg)
Average low pulse width	<b>tCL(avg)</b>	min	0.45	tCK(avg)
		max	0.55	tCK(avg)
Absolute Clock Period	<b>tCK(abs)</b>	min	tCK(avg)min + tJIT(per),min	ps
Absolute clock HIGH pulse width (with allowed jitter)	<b>tCH(abs), allowed</b>	min	0.43	tCK(avg)
		max	0.57	tCK(avg)
Absolute clock LOW pulse width (with allowed jitter)	<b>tCL(abs), allowed</b>	min	0.43	tCK(avg)
		max	0.57	tCK(avg)
Parameter	Symbol	min/ max	1066	Unit
Clock Period Jitter (with allowed jitter)	<b>tJIT(per), allowed</b>	min	-90	ps
		max	90	ps
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	<b>tJIT(cc), allowed</b>	max	180	ps
Duty cycle Jitter (with allowed jitter)	<b>tJIT(duty), allowed</b>	min	min((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) * tCK(avg)	ps
		max	max((tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)) * tCK(avg)	ps
Cumulative error across 2 cycles	<b>tERR(2per), allowed</b>	min	-132	ps
		max	132	ps
Cumulative error across 3 cycles	<b>tERR(3per), allowed</b>	min	-157	ps
		max	157	ps
Cumulative error across 4 cycles	<b>tERR(4per), allowed</b>	min	-175	ps
		max	175	ps

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA

8Gb:NT6TL256T32BA



Parameter	Symbol	min/ max	1066	Unit
Cumulative error across 5 cycles	<b>tERR(5per), allowed</b>	min	-188	ps
		max	188	ps
Cumulative error across 6 cycles	<b>tERR(6per), allowed</b>	min	-200	ps
		max	200	ps
Cumulative error across 7 cycles	<b>tERR(7per), allowed</b>	min	-209	ps
		max	209	ps
Cumulative error across 8 cycles	<b>tERR(8per), allowed</b>	min	-217	ps
		max	217	ps
Cumulative error across 9 cycles	<b>tERR(9per), allowed</b>	min	-224	ps
		max	224	ps
Cumulative error across 10 cycles	<b>tERR(10per), allowed</b>	min	-231	ps
		max	231	ps
Cumulative error across 11 cycles	<b>tERR(11per), allowed</b>	min	-237	ps
		max	237	ps
Cumulative error across 12 cycles	<b>tERR(12per), allowed</b>	min	-242	ps
		max	242	ps
Cumulative error across n = 13, 14 . . . 49, 50 cycles	<b>tERR(nper), allowed</b>	min	$tERR(nper), \text{ allowed, min} = (1 + 0.68\ln(n)) * tJIT(per), \text{ allowed, min}$	ps
		max	$tERR(nper), \text{ allowed, max} = (1 + 0.68\ln(n)) * tJIT(per), \text{ allowed, max}$	ps



### Electrical Characteristics and Recommended AC Timing

V<sub>DD2</sub>, V<sub>DDQ</sub>, V<sub>DDCA</sub> = 1.14~1.30V; V<sub>DD1</sub> = 1.70~1.95V

Symbol	Parameter	min/ max	min t <sub>CK</sub>	Speed Grade	Unit
				1066	
<b>ZQ calibration parameters</b>					
t <sub>ZQINIT</sub>	Calibration initialization Time	min		1	us
t <sub>ZQCL</sub>	Long (Full) Calibration Time	min	6	360	ns
t <sub>ZQCS</sub>	Short Calibration Time	min	6	90	ns
t <sub>ZQRESET</sub>	Calibration Reset Time	min	3	50	ns
<b>Read parameters</b>					
t <sub>DQSCK</sub>	DQS output access time from CK, $\overline{CK}$	min		2500	ps
		max		5500	ps
t <sub>DQSCKDS</sub>	DQSCK Delta Short	max		330	ps
t <sub>DQSCKDM</sub>	DQSCK Delta Medium	max		680	ps
t <sub>DQSCKDL</sub>	DQSCK Delta Long	max		920	ps
t <sub>DQSQ</sub>	DQS-DQ skew, DQS to last DQ valid, per group, per access	max		200	ps
t <sub>QHS</sub>	Data Hold Skew Factor	max		230	ps
t <sub>QSH</sub>	DQS output HIGH pulse width	min		t <sub>CH(abs)</sub> - 0.05	t <sub>CK(avg)</sub>
t <sub>QSL</sub>	DQS output LOW pulse width	min		t <sub>CL(abs)</sub> - 0.05	t <sub>CK(avg)</sub>
t <sub>QHP</sub>	Data half period	min		min(t <sub>QSH</sub> , t <sub>QSL</sub> )	t <sub>CK(avg)</sub>
t <sub>QH</sub>	DQ / DQS output hold time from DQS	min		t <sub>QHP</sub> - t <sub>QHS</sub>	ps
Symbol	Parameter	min/ max	min t <sub>CK</sub>	Speed Grade	Unit
				1066	
<b>Read parameters</b>					
t <sub>RPRE</sub>	READ Preamble	min		0.9	t <sub>CK(avg)</sub>
t <sub>RPST</sub>	READ Postamble	min		t <sub>CL(abs)</sub> - 0.05	t <sub>CK(avg)</sub>
t <sub>LZ(DQS)</sub>	DQS Low-Z from CK	min		t <sub>DQSCK<sub>min</sub></sub> - 300	ps
t <sub>LZ(DQ)</sub>	DQ Low-Z from CK	min		t <sub>DQSCK(MIN)</sub> - (1.4 × t <sub>QHS(MAX)</sub> )	ps
t <sub>HZ(DQS)</sub>	DQS High-Z from CK	max		t <sub>DQSCK<sub>max</sub></sub> - 100	ps
t <sub>HZ(DQ)</sub>	DQ High-Z from CK	max		t <sub>DQSCK(MAX)</sub> + (1.4 × t <sub>DQSQ(MAX)</sub> )	ps

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA



Symbol	Parameter	min/ max	min t <sub>CK</sub>	Speed Grade	Unit
				1066	
<b>Write parameters</b>					
t <sub>DH</sub>	DQ and DM input hold time (V <sub>REF</sub> based)	min		210	ps
t <sub>DS</sub>	DQ and DM input setup time (V <sub>REF</sub> based)	min		210	ps
t <sub>DIPW</sub>	DQ and DM input pulse width	min		0.35	tck(avg)
t <sub>DQSS</sub>	Write command to 1 <sup>st</sup> DQS latching transition	min		0.75	tck(avg)
		max		1.25	tck(avg)
t <sub>DQSH</sub>	DQS input high-level width	min		0.4	tck(avg)
t <sub>DQSL</sub>	DQS input low-level width	min		0.4	tck(avg)
t <sub>DSS</sub>	DQS falling edge to CK setup time	min		0.2	tck(avg)
t <sub>DSH</sub>	DQS falling edge hold time from CK	min		0.2	tck(avg)
t <sub>WPST</sub>	Write postamble	min		0.4	tck(avg)
t <sub>WPRE</sub>	Write preamble	min		0.35	tck(avg)
Symbol	Parameter	min/ max	min t <sub>CK</sub>	Speed Grade	Unit
				1066	
<b>CKE input parameters</b>					
t <sub>CKE</sub>	CKE min. pulse width (high and low)	min	3	3	tck(avg)
t <sub>ISCKE</sub>	CKE input setup time	min		0.25	tck(avg)
t <sub>IHCKE</sub>	CKE input hold time	min		0.25	tck(avg)
<b>Command / Address Input parameters</b>					
t <sub>IH</sub>	Address and Control input hold time	min		220	ps
t <sub>IS</sub>	Address and Control input setup time	min		220	ps
t <sub>IPW</sub>	Address and Control input pulse width	min		0.4	tck(avg)
<b>Mode register parameters</b>					
t <sub>MRR</sub>	MODE Register Read command period	min	2	2	tck(avg)
t <sub>MRW</sub>	MODE Register Write command period	min	5	5	tck(avg)
<b>SDRAM core parameters</b>					
RL	Read Latency	min	3	8	tck(avg)
WL	Write Latency	min	1	4	tck(avg)
t <sub>CKESR</sub>	CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	min	3	15	ns
t <sub>XSR</sub>	Exit SELF REFRESH to first valid command (min)	min	2	tRFC <sub>AB</sub> +10	ns

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

Preliminary


4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA



Symbol	Parameter	min/ max	min t <sub>CK</sub>	Speed Grade	Unit
				1066	
<b>SDRAM core parameters</b>					
t <sub>XP</sub>	Exit power-down mode to first valid command	min	2	7.5	ns
t <sub>DPD</sub>	Minimum Deep Power-Down time	min	-	500	us
t <sub>FAW</sub>	Four-Bank Activate Window	min	8	50	ns
t <sub>WTR</sub>	Internal WRITE to READ command delay	min	2	7.5	ns
t <sub>RC</sub>	ACTIVE to ACTIVE command period	min		t <sub>RAS</sub> + t <sub>RPAB</sub> (with all-bank Precharge) t <sub>RAS</sub> + t <sub>RPPB</sub> (with per-bank Precharge)	ns
t <sub>CCD</sub>	CAS-to-CAS delay	min	2	2	t <sub>CK</sub> (avg)
t <sub>RTP</sub>	Internal READ to PRECHARGE command delay	min	2	7.5	ns
t <sub>RCD</sub>	RAS-to-CAS delay	min	3	18	ns
t <sub>RAS</sub>	Row Active Time	min	3	42	ns
		max	-	70	us
t <sub>WR</sub>	Write recovery time	min	3	15	ns
t <sub>RPpb</sub>	PRECHARGE command period (single bank)	min	3	18	ns
t <sub>RPab</sub>	PRECHARGE command period (all banks – 8bank)	min	3	21	ns
t <sub>RRD</sub>	ACTIVE <i>bank-a</i> to ACTIVE <i>bank-b</i> command	min	2	10	ns
Symbol	Parameter	min/ max	min t <sub>CK</sub>	Speed Grade	Unit
				1066	
<b>Boot parameters (10MHz ~ 55MHz)</b>					
t <sub>CKb</sub>	Clock cycle time	min		18	ns
		max		100	ns
t <sub>ISCKEb</sub>	CKE input setup time	min		2.5	ns
t <sub>IHCKEb</sub>	CKE input hold time	min		2.5	ns
t <sub>ISb</sub>	Input setup time	min		1150	ps
t <sub>IHb</sub>	Input hold time	min		1150	ps
t <sub>DQSCKb</sub>	Access window of DQS from CK, $\overline{CK}$	min		2.0	ns
		max		10.0	ns
t <sub>DQSQb</sub>	DQS-DQ skew	max		1.2	ns
t <sub>QHSb</sub>	Data hold skew factor	max		1.2	ns

**Notes for Electrical Characteristics and Recommended AC Timing**

1. Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.
2. All AC timings assume an input slew rate of 1 V/ns.
3. READ, WRITE, and input setup and hold values are referenced to VREF.
4. tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.
5. tDQSCKdm is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 1.6µs rolling window. tDQSCKdm is not tested and is guaranteed by design. Temperature drift in the system is < 10 °C/s. Values do not include clock jitter.
6. tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 32ms rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is < 10 °C/s. Values do not include clock jitter.
7. For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (VTT). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Figure shows a method to calculate the point when device is no longer driving tHZ (DQS) and tHZ (DQ), or begins driving tLZ (DQS), tLZ (DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.



**Data Out measurement reference points**

The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS,  $\overline{DQS}$ .

### Notes for Electrical Characteristics and Recommended AC Timing

8. Measured from the point when DQS,  $\overline{DQS}$  begins driving the signal to the point when DQS,  $\overline{DQS}$  begins driving the first rising strobe edge.
9. Measured from the last falling strobe edge of DQS,  $\overline{DQS}$  to the point when DQS,  $\overline{DQS}$  finishes driving the signal.
10. CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK,  $\overline{CK}$  crossing.
11. CKE input hold time is measured from CK,  $\overline{CK}$  crossing to CKE reaching a HIGH/LOW voltage level.
12. Input set-up/hold time for signal (CA[9:0],  $\overline{CS}$ ).
13. To ensure device operation before the device is configured, a number of AC boot-timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example, tCK during boot is tCKb).
14. The LPDDR device will set some mode register default values upon receiving a RESET command as specified in "Mode Register Definition".
15. The output skew parameters are measured with default output impedance settings using the reference load.
16. The minimum tCK column applies only when tCK is greater than 6ns.

## CA and $\overline{CS}$ Setup, Hold, and Derating

The For all input signals (CA and  $\overline{CS}$ ), the total required setup time (tIS) and hold time (tIH) is calculated by adding the data sheet tIS (base) and tIH (base) values to the  $\Delta$ tIS and  $\Delta$ tIH derating values, respectively. Example: tIS (total setup time) = tIS(base) +  $\Delta$ tIS.

Setup (tIS) typical slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IH(AC)min}$ . The setup (tIS) typical slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(DC)}$  and the first crossing of  $V_{IL(AC)max}$ . If the actual signal is always earlier than the typical slew rate line between the shaded  $V_{REF(DC)}$ -to-(AC) region, use the typical slew rate for the derating value. If the actual signal is later than the typical slew rate line anywhere between the shaded  $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value.

The hold (tIH) typical slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{REF(DC)}$ . The hold (tIH) typical slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{REF(DC)}$ . If the actual signal is always later than the typical slew rate line between the shaded DC-to- $V_{REF(DC)}$  region, use the typical slew rate for the derating value. If the actual signal is earlier than the typical slew rate line anywhere between the shaded DC-to- $V_{REF(DC)}$  region, the slew rate of a tangent line to the actual signal from the DC level to  $V_{REF(DC)}$  level is used for the derating value.

For a valid transition, the input signal must remain above or below  $V_{IH}/V_{IL(AC)}$  for a specified time,  $T_{vac}$ . For slow slew rates the total setup time could be a negative value (that is, a valid input signal will not have reached  $V_{IH}/V_{IL(AC)}$  at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach  $V_{IH}/V_{IL(AC)}$ .

For slew rates between the values listed, the derating values are obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

## CA and $\overline{CS}$ Setup and Hold Base Values

Parameter	Data Rate	Reference
	1066	
tIS (base)	0	$V_{IH}/V_{IL(AC)} = V_{REF(DC)} \pm 220 \text{ mV}$
tIH (base)	90	$V_{IH}/V_{IL(DC)} = V_{REF(DC)} \pm 130 \text{ mV}$

Notes: AC/DC referenced for 1 V/ns CA and  $\overline{CS}$  slew rate and 2 V/ns differential CK,  $\overline{CK}$  slew rate.

CA and  $\overline{CS}$  Setup, Hold, and Derating (Continued)

Derating Values for AC/DC-based tIS/tIH (AC220, DC130)

AC220 DC130 Threshold																	
		CK, $\overline{CK}$ Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$
CA, $\overline{CS}$ Slew rate V/ns	2	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1	0	0	0	0	0	0	16	16	32	32						
	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	0.8					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4														-7	2	17

Notes: Cell contents shaded in light yellow are defined as "not supported."

Required time tVAC above VIH(ac) {below VIL(ac)} for valid transition

Slew Rate (V/ns)	tVAC @ 220mV [ps]	
	Min	Max
>2.0	175	-
2.0	170	-
1.5	167	-
1.0	163	-
0.9	162	-
0.8	161	-
0.7	159	-
0.6	155	-
0.5	150	-
<0.5	150	-

CA and  $\overline{CS}$  Setup, Hold, and Derating (Continued)




Illustration of nominal slew rate and  $t_{vac}$  for setup time  $t_{is}$  for CA and  $\overline{CS}$  with respect to clock



CA and  $\overline{CS}$  Setup Hold, and Derating (Continued)






Illustration of nominal slew rate for hold time  $t_{IH}$  for CA and  $\overline{CS}$  with respect to clock

CA and  $\overline{CS}$  Setup Hold, and Derating (Continued)



Tangent Line: tIS for CA and  $\overline{CS}$  Relative to Clock

CA and  $\overline{CS}$  Setup Hold, and Derating (Continued)



Tangent Line: tIH for CA and  $\overline{CS}$  Relative to Clock

## Data Setup, Hold, and Slew Rate Derating

For all input signals (DQ, DM) calculate the total required setup time (tDS) and hold time (tDH) by adding the data sheet tDS(base) and tDH(base) values to the ΔtDS and ΔtDH derating values, respectively. Example: tDS = tDS(base) + ΔtDS.

The typical tDS slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC)min. The typical tDS slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC)max.

If the actual signal is consistently earlier than the typical slew rate, the area shaded gray between the VREF(DC) region and the AC region, use the typical slew rate for the derating value. If the actual signal is later than the typical slew rate line anywhere between the shaded VREF(DC) region and the AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value.

The typical tDH slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)max and the first crossing of VREF(DC). The typical tDH slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)min and the first crossing of VREF(DC).

If the actual signal is consistently later than the typical slew rate line between the shaded DC-level-to-VREF(DC) region, use the typical slew rate for the derating value. If the actual signal is earlier than the typical slew rate line anywhere between shaded DC-to-VREF(DC) region, the slew rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for the derating value.

For a valid transition, the input signal must remain above or below VIH/VIL(AC) for the specified time, Tvac. The total setup time for slow slew rates could be negative (that is, a valid input signal may not have reached VIH/VIL(AC) at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach VIH/VIL(AC).

For slew rates between the values listed in derating Tables, the derating values can be obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

### Data Setup and Hold Base Values

Parameter	Data Rate	Reference
	1066	
tDS (base)	-10	VIH/VIL(AC) = VREF(DC) ± 220 mV
tDH (base)	80	VIH/VIL(DC) = VREF(DC) ± 130 mV

Notes: AC/DC referenced for 1 V/ns DQ, DM slew rate, and 2 V/ns differential DQS,  $\overline{DQS}$  slew rate.



Derating Values for AC/DC-based tDS/tDH (AC220, DC130)


AC220 DC130 Threshold																	
		DQS, $\overline{\text{DQS}}$ Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$
DQ,DM Slew rate V/ns	2	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1	0	0	0	0	0	0	16	16	32	32						
	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
	0.8					-8	-13	8	3	24	19	40	35	56	55		
	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Notes: Cell contents shaded in light purple are defined as "not supported."

Required time tVAC above VIH(ac) {below VIL(ac)} for valid transition


Slew Rate (V/ns)	tVAC @ 220mV [ps]	
	Min	Max
>2.0	175	-
2.0	170	-
1.5	167	-
1.0	163	-
0.9	162	-
0.8	161	-
0.7	159	-
0.6	155	-
0.5	150	-
<0.5	150	-

Data Setup, Hold, and Slew Rate Derating (Continued)




Typical Slew Rate and tVAC: tDS for DQ Relative to Strobe

Data Setup, Hold, and Slew Rate Derating (Continued)



Typical Slew Rate: t<sub>DH</sub> for DQ Relative to Strobe


Data Setup, Hold, and Slew Rate Derating (Continued)



Tangent Line:  $t_{DS}$  for DQ with Respect to Strobe



Data Setup, Hold, and Slew Rate Derating (Continued)



Tangent Line: tDH for DQ with Respect to Strobe

## Basic Functionality

LPDDR2-S4 uses the double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information.

Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

To achieve high-speed operation, our LPDDR2-S4 SDRAM uses the double data rate architecture and adopt 4n-prefetch interface designed to transfer two data per clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half-clock-cycle data transfer at the I/O pins. Read and write accesses to the LPDDR2-S4 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

For LPDDR2-S4 devices, accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Active command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access. As with standard DDR SDRAMs, the pipelined, multibank architecture of the LPDDR2-S4 SDRAMs supports concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power saving power-down mode. Deep power-down mode is offered to achieve maximum power reduction by eliminating the power of the memory array. Data will not be retained after device enters deep power-down mode. Two self refresh features, temperature-compensated self refresh (TCSR) and partial array self refresh (PASR), offer additional power saving. TCSR is controlled by the automatic on-chip temperature sensor. The PASR can be customized using the extended mode register settings. The two features may be combined to achieve even greater power saving. The DLL that is typically used on standard DDR devices is not necessary on the LPDDR2-S4 SDRAM. It has been omitted to save power.

Prior to normal operation, the LPDDR2-S4 SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

## Power-Up, Initialization, and Power-Off

LPDDR2 devices must be powered up and initialized in a predefined manner. Power-up and initialization by means other than those specified will result in undefined operation.

### Voltage Ramp and Device Initialization

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory and applies to devices.

#### 1) Voltage Ramp:

While applying power (after  $T_a$ ), CKE must be held LOW ( $\leq 0.2 \times V_{DDCA}$ ), and all other inputs must be between  $V_{ILmin}$  and  $V_{IHmax}$ . The device outputs remain at High-Z while CKE is held LOW. Following the completion of the voltage ramp ( $T_b$ ), CKE must be maintained LOW. DQ, DM, DQS and  $\overline{DQS}$  voltage levels must be between VSS and VDDQ during voltage ramp to avoid latch up. CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CA input levels must be between VSS and VDDCA during voltage ramp to avoid latch-up. Voltage ramp power supply requirements are provided below.

#### Voltage Ramp Conditions

After...	Applicable Conditions
Ta is reached	VDD1 must be greater than VDD2 (200 mV)
	VDD1 and VDD2 must be greater than VDDCA (200 mV)
	VDD1 and VDD2 must be greater than VDDQ (200 mV)
	VREF must always be less than all other supply voltages

Notes:

1.  $T_a$  is the point when any power supply first reaches 300 mV.
2. Noted conditions apply between  $T_a$  and power-down (controlled or uncontrolled).
3.  $T_b$  is the point at which all supply and reference voltages are within their defined operating ranges. Reference voltages shall be within their respective min/max operating conditions a minimum of 5 clocks before CKE goes high.
4. Power ramp duration  $t_{INIT0}$  ( $T_b - T_a$ ) must not exceed 20ms.
5. For supply and reference voltage operating conditions, see DC power table.
6. The voltage difference between any of VSS pins must not exceed 100 mV.

Beginning at  $T_b$ , CKE must remain LOW for at least  $t_{INIT1} = 100$  ns, after which CKE can be asserted HIGH. The clock must be stable at least  $t_{INIT2} = 5 \times t_{CK}$  prior to the first CKE LOW-to-HIGH transition ( $T_c$ ). CKE,  $\overline{CS}$ , and CA inputs must observe setup and hold requirements ( $t_{IS}$ ,  $t_{IH}$ ) with respect to the first rising clock edge (as well as to subsequent falling and rising edges).

If any MRRs are issued, the clock period must be within the range defined for  $t_{CKb}$  (18ns to 100ns). MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example,  $t_{DQSCK}$ ) could have relaxed timings (such as  $t_{DQSCKb}$ ) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least  $t_{INIT3} = 200\mu s$  ( $T_d$ ).

### 2) RESET Command:

After tINIT3 is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least tINIT4=1us while keeping CKE asserted and issuing NOP commands.

### 3) MRRs and Device Auto Initialization (DAI) Polling:

After tINIT4 is satisfied (Te), only MRR commands and power-down entry/exit commands are supported. After Te, CKE can go LOW in alignment with power-down entry and exit specifications. Use the MRR command to poll the DAI bit and report when device auto initialization is complete; otherwise, the controller must wait a minimum of tINIT5, or until the DAI bit is set before proceeding. As the memory output buffers are not properly configured by Te, some AC parameters must have relaxed timings before the system is appropriately configured. After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (Tf ). DAI status can be determined by issuing the MRR command to MR0. The device sets the DAI bit no later than tINIT5 after the RESET command. The controller must wait at least tINIT5 or until the DAI bit is set before proceeding.


### 4) ZQ Calibration:

After tINIT5 (Tf ), the MRW initialization calibration (ZQ\_CAL) command can be issued to the memory (MR10). For LPDDR2 devices that do not support ZQ calibration, this command will be ignored. This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one LPDDR2 device exists on the same bus, the controller must not overlap MRW ZQ\_CAL commands. The device is ready for normal operation after tZQinit.

### 5) Normal Operation:

After tZQinit (Tg), MRW commands must be used to properly configure the memory (for example the output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration. After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency can be changed using the procedure described in "Input Clock Frequency Changes and Clock Stop Events".

### Power Ramp and Initialization Sequence



Notes:

1. High-Z on the CA bus indicates valid NOP.
2. For t<sub>INIT</sub> values, see below.

### Initialization Timing Parameters

Symbol	Parameter	Value		Unit
		min	max	
t <sub>INIT0</sub>	Maximum Power Ramp Time	-	20	ms
t <sub>INIT1</sub>	Minimum CKE low time after completion of power ramp	100	-	ns
t <sub>INIT2</sub>	Minimum stable clock before first CKE high	5	-	t <sub>CK</sub>
t <sub>INIT3</sub>	Minimum idle time after first CKE assertion	200	-	us
t <sub>INIT4</sub>	Minimum idle time after Reset command, this time will be about 2 x t <sub>RFCab</sub> + t <sub>RPab</sub>	1	-	us
t <sub>INIT5</sub>	Maximum duration of Device Auto-Initialization	-	10	us
t <sub>ZQINIT</sub>	ZQ Initial Calibration	1	-	us
t <sub>CKb</sub>	Clock cycle time during boot	18	100	ns

### Initialization after RESET (without voltage ramp):

If the RESET command is issued before or after the power-up initialization sequence, the re-initialization procedure must begin at Td.

### Power-Off Sequence

Use the following sequence to power off the device. Unless specified otherwise, this procedure is mandatory and applies to devices. While powering off, CKE must be held LOW ( $\leq 0.2 \times VDDCA$ ); all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, DQS, and  $\overline{DQS}$  voltage levels must be between VSS and VDDQ during the power-off sequence to avoid latch-up. CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CA input levels must be between VSS and VDDCA during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value.

Tz is the point where all power supplies are below 300 mV. After Tz, the device is powered off.

### Power Supply Conditions

Between...	Applicable Conditions
Tx and Tz	VDD1 must be greater than VDD2—200 mV
Tx and Tz	VDD1 must be greater than VDDCA—200 mV
Tx and Tz	VDD1 must be greater than VDDQ—200 mV
Tx and Tz	VREF must always be less than all other supply voltages
Notes:	
1. The voltage difference between any of VSS pins must not exceed 100 mV.	

### Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300 mV), the device must power off. The time between Tx and Tz must not exceed 2s. During this period, the relative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower than 0.5 V/ $\mu$ s between Tx and Tz. An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

### Power-Off Timing

Symbol	Parameter	Min	Max	Unit
tPOFF	Maximum power-off ramp time	-	2	s



## Mode Register Definition

LPDDR2 devices contain a set of mode registers used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

### Mode Register Assignment and Definition

Table below shows the mode registers for LPDDR2 SDRAM. Each register is denoted as “R”, if it can be read but not written, “W” if it can be written but not read, and “R/W” if it can be read and written. Mode Register Read Command shall be used to read a register. Mode Register Write Command shall be used to write a register.



Mode Register Assignment

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00 <sub>H</sub>	Device Info	R	(RFU)						DI	DAI
1	01 <sub>H</sub>	Device Feature1	W	nWR (for AP)			WC	BT	BL		
2	02 <sub>H</sub>	Device Feature2	W	(RFU)			RL & WL				
3	03 <sub>H</sub>	I/O Config-1	W	(RFU)			DS				
4	04 <sub>H</sub>	Refresh Rate	R	TUF	(RFU)			Refresh Rate			
5	05 <sub>H</sub>	Basic Config-1	R	Manufacturer ID							
6	06 <sub>H</sub>	Basic Config-2	R	Revision ID1							
7	07 <sub>H</sub>	Basic Config-3	R	Revision ID2							
8	08 <sub>H</sub>	Basic Config-4	R	I/O width		Density			Type		
9	09 <sub>H</sub>	Test Mode	W	Specific Test Mode							
10	0A <sub>H</sub>	IO Calibration	W	Calibration Code							
11~15	0B <sub>H</sub> ~0F <sub>H</sub>	(Reserved)		(RFU)							
16	10 <sub>H</sub>	PASR_BANK	W	Bank Mask (4-Bank or 8-Bank)							
17	11 <sub>H</sub>	PASR_Seg	W	Segment Mask							
18-19	12 <sub>H</sub> -13 <sub>H</sub>	(Reserved)		(RFU)							
20-31	18 <sub>H</sub> -1F <sub>H</sub>	Reserved for NVM									
32	20 <sub>H</sub>	DQ calibration pattern A	R	See "Data Calibration Pattern Description"							
33-39	21 <sub>H</sub> -27 <sub>H</sub>	(Do Not Use)									
40	28 <sub>H</sub>	DQ calibration pattern B	R	See "Data Calibration Pattern Description"							
41-47	29 <sub>H</sub> -2F <sub>H</sub>	(Do Not Use)		(DNU)							
48-62	30 <sub>H</sub> -3E <sub>H</sub>	(Reserved)		(RFU)							
63	3F <sub>H</sub>	Reset	W	X							
64-126	40 <sub>H</sub> -7E <sub>H</sub>	(Reserved)		(RFU)							
127	7F <sub>H</sub>	(Do Not Use)		(DNU)							
128-190	80 <sub>H</sub> -BE <sub>H</sub>	(Reserved)		(RFU)							
191	BF <sub>H</sub>	(Do Not Use)		(DNU)							
192-254	C0 <sub>H</sub> -FE <sub>H</sub>	(Reserved)		(RFU)							
255	FF <sub>H</sub>	(Do Not Use)		(DNU)							

Notes:

1. RFU bits shall be set to "0" during Mode Register writes. RFU bits shall be read as "0" during Mode Register reads. All Mode Registers that are specified as RFU shall not be written. Writes to read-only registers shall have no impact on the functionality of the device.
2. All Mode Registers from that are specified as RFU or write-only shall return undefined data when read and DQS shall be toggled.



# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA

8Gb:NT6TL256T32BA



## MR0\_Device Information (MA<7:0> = 00<sub>H</sub>)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00 <sub>H</sub>	Device Info	R	(RFU)						DI	DAI

OP1	<b>DI (Device Information)</b>	Read-only	0 <sub>B</sub> : S2 or S4 SDRAM 1 <sub>B</sub> : Do Not Use
OP0	<b>DAI (Device Auto-Initialization Status)</b>	Read-only	0 <sub>B</sub> : DAI complete 1 <sub>B</sub> : DAI still in progress

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA

Preliminary



## MR1\_Device Feature 1 (MA<7:0> = 01<sub>H</sub>)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
1	01 <sub>H</sub>	Device Feature1	W	nWR (for AP)			WC	BT	BL		

OP<2:0>	<b>BL (Burst Length)</b>	Write-only	010 <sub>B</sub> : BL4 (default) 011 <sub>B</sub> : BL8 100 <sub>B</sub> : BL16 All others: reserved
OP3	<b>BT*1 (Burst Type)</b>	Write-only	0 <sub>B</sub> : Sequential (default) 1 <sub>B</sub> : Interleaved
OP4	<b>WC (Wrap)</b>	Write-only	0 <sub>B</sub> : Wrap (default) 1 <sub>B</sub> : No wrap (allowed for SDRAM BL4 only)
OP<7:5>	<b>nWR (for AP)</b>	Write-only	001 <sub>B</sub> : nWR=3 (default) 010 <sub>B</sub> : nWR =4 011 <sub>B</sub> : nWR =5 100 <sub>B</sub> : nWR =6 101 <sub>B</sub> : nWR =7 110 <sub>B</sub> : nWR =8 All others: reserved

### Notes:

1. BL16, interleaved is not an official combination to be supported.
2. Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by  $RU(t_{WR}/t_{CK})$ .

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

## Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA



### Burst Sequence by BL, BT, WC and column address

C3	C2	C1	C0	WC	BT	BL	Burst Cycle Number and Burst Address Sequence																	
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16		
<b>BL4</b>																								
x	x	0 <sub>B</sub>	0 <sub>B</sub>	wrap	any	4	0	1	2	3														
x	x	1 <sub>B</sub>	0 <sub>B</sub>				2	3	0	1														
x	x	x	0 <sub>B</sub>				nw	any	y	y+1	y+2	y+3												
<b>BL8</b>																								
x	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	wrap	seq	8	0	1	2	3	4	5	6	7										
x	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				2	3	4	5	6	7	0	1										
x	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				4	5	6	7	0	1	2	3										
x	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				6	7	0	1	2	3	4	5										
x	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>		int		0	1	2	3	4	5	6	7										
x	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				2	3	0	1	6	7	4	5										
x	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				4	5	6	7	0	1	2	3										
x	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				6	7	4	5	2	3	0	1										
x	x	x	0 <sub>B</sub>	nw	any		illegal (not allowed)																	
C3	C2	C1	C0	WC	BT	BL	Burst Cycle Number and Burst Address Sequence																	
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16		
<b>BL16</b>																								
0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	wrap	seq	16	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1		
0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5
0 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7
1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>		int		8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9
1 <sub>B</sub>	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B
1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B	C	D
1 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				E	F	0	1	2	3	4	5	6	7	8	9	A	B	C	D		
x	x	x	0 <sub>B</sub>		int		illegal (not allowed)																	
x	x	x	0 <sub>B</sub>	nw	any		illegal (not allowed)																	

Notes:

- C0 input is not present on CA bus. It is implied zero.
- For BL=4, the burst address represents C1~C0.
- For BL=8, the burst address represents C2~C0.
- For BL=16, the burst address represents C3~C0.
- For no-wrap, BL4, the burst must not cross the page boundary or the sub-page boundary. The variable y can start at any address with C0 equal to 0, but must not start at any address shown below.



**Non-Wrap Restrictions**

Width	64Mb	128Mb/256Mb	512Mb/1Gb/2Gb	4Gb/8Gb
<b>Cannot cross full page boundary</b>				
X16	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001	7FE, 7FF, 000, 001
X32	7E, 7F, 00, 01	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001
<b>Cannot cross sub-page boundary</b>				
X16	7E, 7F, 80, 81	0FE, 0FF, 100, 101	1FE, 1FF, 200, 201	3FE, 3FF, 400, 401
X32	none	none	none	none

Notes: Non-wrap BL= 4 data orders shown are prohibited.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA

8Gb:NT6TL256T32BA



## MR2\_Device Feature 2 (MA<7:0> = 02<sub>H</sub>)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
2	02 <sub>H</sub>	Device Feature2	W	(RFU)				RL & WL			

OP<3:0>	<p><b>RL &amp; WL</b> <b>(Read Latency &amp; Write Latency)</b></p>	Write-only	<p>0001<sub>B</sub>: RL3 / WL1 (default)</p> <p>0010<sub>B</sub>: RL4 / WL2</p> <p>0011<sub>B</sub>: RL5 / WL2</p> <p>0100<sub>B</sub>: RL6 / WL3</p> <p>0101<sub>B</sub>: RL7 / WL4</p> <p>0110<sub>B</sub>: RL8 / WL4</p> <p>All others: reserved</p>
---------	---	------------	---

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA

8Gb:NT6TL256T32BA



## MR3\_I/O Configuration 1 (MA<7:0> = 03<sub>H</sub>)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
3	03 <sub>H</sub>	I/O Config-1	W	(RFU)				DS			

OP<3:0>	DS (Drive Strength)	Write-only	0000 <sub>B</sub> : reserved 0001 <sub>B</sub> : 34.3 ohm typical 0010 <sub>B</sub> : 40.0 ohm typical (default) 0011 <sub>B</sub> : 48.0 ohm typical 0100 <sub>B</sub> : 60.0 ohm typical 0101 <sub>B</sub> : reserved 0110 <sub>B</sub> : 80.0 ohm typical 0111 <sub>B</sub> : 120.0 ohm typical All others: reserved
---------	---------------------	------------	---

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

## Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA



### MR4\_Device Temperature (MA<7:0> = 04<sub>H</sub>)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
4	04 <sub>H</sub>	Refresh Rate	R	TUF	(RFU)			Refresh Rate			

OP<2:0>	Refresh Rate	Read-only	000 <sub>B</sub> : SDRAM Low temperature operating limit exceeded 001 <sub>B</sub> : 4x tREFI, 4x tREFIpb, 4x tREFW 010 <sub>B</sub> : 2x tREFI, 2x tREFIpb, 2x tREFW 011 <sub>B</sub> : 1x tREFI, 1x tREFIpb, 1x tREFW (<=85C) 100 <sub>B</sub> : RFU 101 <sub>B</sub> : 0.25x tREFI, 0.25x tREFIpb, 0.25x tREFW, do not de-rate SDRAM AC timing 110 <sub>B</sub> : 0.25x tREFI, 0.25x tREFIpb, 0.25x tREFW, de-rate SDRAM AC timing 111 <sub>B</sub> : SDRAM High temperature operating limit exceeded
OP7	TUF (Temperature Update Flag)	Read-only	0 <sub>B</sub> : OP<2:0> value has not changed since last read of MR4. 1 <sub>B</sub> : OP<2:0> value has changed since last read of MR4.

#### Notes:

1. A Mode Register Read from MR4 will reset OP7 to "0".
2. OP7 is reset to "0" at power-up.
3. If OP2 equals "1", the device temperature is greater than 85C.
4. OP7 is set to "1", if OP2~OP0 has changed at any time since the last read of MR4.
5. LPDDR2 might not operate properly when OP<2:0> = 000<sub>B</sub> or 111<sub>B</sub>.
6. For specified operating temperature range and maximum operating temperature.
7. LPDDR2 devices must be derated by adding 1.875ns to the following core timing parameters: tRCD, tRC, tRAS, tRP and tRRD.  
The tDQSCK parameter must be derated. Prevailing clock frequency specifications and related setup and hold timings remain unchanged.
8. The recommended frequency for reading MR4 is provided in "Temperature Sensor".

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA

8Gb:NT6TL256T32BA



## MR5\_Basic Configuration-1 (MA<7:0> = 05<sub>H</sub>)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
5	05 <sub>H</sub>	Basic Config-1	R	Manufacturer ID							

OP<7:0>	Manufacturer ID	Access	Manufacturer ID
		Read-only	0000 0000 <sub>B</sub> : Reserved 0000 0001 <sub>B</sub> : Samsung 0000 0010 <sub>B</sub> : Qimonda 0000 0011 <sub>B</sub> : Elpida 0000 0100 <sub>B</sub> : Etron <b>0000 0101<sub>B</sub>: Nanya</b> 0000 0110 <sub>B</sub> : Hynix 0000 0111 <sub>B</sub> : Mosel 0000 1000 <sub>B</sub> : Winbond 0000 1001 <sub>B</sub> : ESMT 0000 1010 <sub>B</sub> : Reserved 0000 1011 <sub>B</sub> : Spansion 0000 1100 <sub>B</sub> : SST 0000 1101 <sub>B</sub> : ZMOS 0000 1110 <sub>B</sub> : Intel 1111 1110 <sub>B</sub> : Numonyx 1111 1111 <sub>B</sub> : Micron All Others : Reserved



# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA  
 8Gb:NT6TL256T32BA

Preliminary



## MR6\_Basic Configuration-2 (MA<7:0> = 06<sub>H</sub>)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
6	06 <sub>H</sub>	Basic Config-2	R	Revision ID1							

OP<7:0>	Revision ID1	Read-only	Reserved <sup>1</sup>
---------	--------------	-----------	-----------------------

Notes:

1. Please contact with NTC for details

## MR7\_Basic Configuration-3 (MA<7:0> = 07<sub>H</sub>)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
7	07 <sub>H</sub>	Basic Config-3	R	Revision ID2							

OP<7:0>	Revision ID2	Read-only	Reserved <sup>1</sup>
---------	--------------	-----------	-----------------------

Notes:

1. Please contact with NTC for details



MR8\_Basic Configuration-4 (MA<7:0> = 08H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
8	08 <sub>H</sub>	Basic Config-4	R	I/O width		Density				Type	

OP<1:0>	Type	Read-only	00 <sub>B</sub> : S4 SDRAM 01 <sub>B</sub> : S2 SDRAM 10 <sub>B</sub> : N NVM 11 <sub>B</sub> : Reserved
OP<5:2>	Density	Read-only	0000 <sub>B</sub> : 64Mb 0001 <sub>B</sub> : 128Mb 0010 <sub>B</sub> : 256Mb 0011 <sub>B</sub> : 512Mb 0100 <sub>B</sub> : 1Gb 0101 <sub>B</sub> : 2Gb 0110 <sub>B</sub> : 4Gb 0111 <sub>B</sub> : 8Gb 1000 <sub>B</sub> : 16Gb 1001 <sub>B</sub> : 32Gb All others: reserved
OP<7:6>	I/O width	Read-only	00 <sub>B</sub> : x32 01 <sub>B</sub> : x16 10 <sub>B</sub> : x8 11 <sub>B</sub> : not used



**MR9\_Test Mode (MA<7:0> = 09H)**

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
9	09 <sub>H</sub>	Test Mode	W	Specific Test Mode							

OP<7:0>	Specific Test Mode	Reserved <sup>1</sup>
---------	--------------------	-----------------------

Notes:

1. Please contact with NTC for details



**MR10\_Calibration (MA<7:0> = 0A<sub>H</sub>)**

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
10	0A <sub>H</sub>	IO Calibration	W	Calibration Code							

OP<7:0>	Calibration Code	Write-only	0xFF: Calibration command after initialization 0xAB: Long calibration 0x56: Short calibration 0xC3: ZQ Reset others: Reserved
---------	------------------	------------	---

Notes:

- Host processor shall not write MR10 with "Reserved" values.
- LPDDR2 devices shall ignore calibration command, when a "Reserved" values is written into MR10.
- See AC timing table for the calibration latency.
- If ZQ is connected to VSS through RZQ, either the ZQ calibration function (see "MRW ZQ Calibration Command") or default calibration (through the ZQ RESET command) is supported. If ZQ is connected to VDDCA, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device. Devices that do not support calibration ignore the ZQ calibration command.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA

8Gb:NT6TL256T32BA



## MR11:15\_(Reserved) (MA<7:0> = 0B<sub>H</sub>- 0F<sub>H</sub>)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
11~15	0B <sub>H</sub> ~0F <sub>H</sub>	(reserved)		(RFU)							

OP<7:0>	RFU	Reserved for Future Use
---------	-----	-------------------------



MR16\_PASR\_Bank Mask (MA<7:0> = 010<sub>H</sub>)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
16	10 <sub>H</sub>	PASR_BANK	W	Bank Mask (4-Bank or 8-Bank)							

OP<7:0>	Bank Mask (4-Bank or 8-Bank)	Write-only	0 <sub>B</sub> : refresh enable to the bank (=unmasked, default) 1 <sub>B</sub> : refresh blocked (=masked)
For 4-bank S4 SDRAM, only OP<3:0> are used.			
<b>OP</b>	<b>Bank Mask</b>	<b>4 Bank</b>	<b>8 Bank</b>
0	XXXXXXXX1	Bank 0	Bank 0
1	XXXXXX1X	Bank 1	Bank 1
2	XXXXX1XX	Bank 2	Bank 2
3	XXXX1XXX	Bank 3	Bank 3
4	XXX1XXXX	-	Bank 4
5	XX1XXXXX	-	Bank 5
6	X1XXXXXX	-	Bank 6
7	1XXXXXXX	-	Bank 7



MR17\_PASR\_Segment Mask (MA<7:0> = 011<sub>H</sub>)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
17	11 <sub>H</sub>	PASR_Seg	W	Segment Mask							

OP<7:0>	Segment Mask	Write-only	0 <sub>B</sub> : refresh enable to the segment (=unmasked, default) 1 <sub>B</sub> : refresh blocked (=masked)																																																									
<p>This table indicates the range of row addresses in each masked segment. X is don't care for a particular segment.</p> <table border="1"> <thead> <tr> <th rowspan="2">Segment</th> <th rowspan="2">OP</th> <th rowspan="2">Bank Mask</th> <th>1Gb</th> <th>2Gb, 4Gb</th> <th>8Gb</th> </tr> <tr> <th>R12:10</th> <th>R13:11</th> <th>R14:12</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>XXXXXXXX1</td> <td></td> <td>000<sub>B</sub></td> <td></td> </tr> <tr> <td>1</td> <td>1</td> <td>XXXXXX1X</td> <td></td> <td>001<sub>B</sub></td> <td></td> </tr> <tr> <td>2</td> <td>2</td> <td>XXXXX1XX</td> <td></td> <td>010<sub>B</sub></td> <td></td> </tr> <tr> <td>3</td> <td>3</td> <td>XXXX1XXX</td> <td></td> <td>011<sub>B</sub></td> <td></td> </tr> <tr> <td>4</td> <td>4</td> <td>XXX1XXXX</td> <td></td> <td>100<sub>B</sub></td> <td></td> </tr> <tr> <td>5</td> <td>5</td> <td>XX1XXXXX</td> <td></td> <td>101<sub>B</sub></td> <td></td> </tr> <tr> <td>6</td> <td>6</td> <td>X1XXXXXX</td> <td></td> <td>110<sub>B</sub></td> <td></td> </tr> <tr> <td>7</td> <td>7</td> <td>1XXXXXXX</td> <td></td> <td>111<sub>B</sub></td> <td></td> </tr> </tbody> </table>				Segment	OP	Bank Mask	1Gb	2Gb, 4Gb	8Gb	R12:10	R13:11	R14:12	0	0	XXXXXXXX1		000 <sub>B</sub>		1	1	XXXXXX1X		001 <sub>B</sub>		2	2	XXXXX1XX		010 <sub>B</sub>		3	3	XXXX1XXX		011 <sub>B</sub>		4	4	XXX1XXXX		100 <sub>B</sub>		5	5	XX1XXXXX		101 <sub>B</sub>		6	6	X1XXXXXX		110 <sub>B</sub>		7	7	1XXXXXXX		111 <sub>B</sub>	
Segment	OP	Bank Mask	1Gb				2Gb, 4Gb	8Gb																																																				
			R12:10	R13:11	R14:12																																																							
0	0	XXXXXXXX1		000 <sub>B</sub>																																																								
1	1	XXXXXX1X		001 <sub>B</sub>																																																								
2	2	XXXXX1XX		010 <sub>B</sub>																																																								
3	3	XXXX1XXX		011 <sub>B</sub>																																																								
4	4	XXX1XXXX		100 <sub>B</sub>																																																								
5	5	XX1XXXXX		101 <sub>B</sub>																																																								
6	6	X1XXXXXX		110 <sub>B</sub>																																																								
7	7	1XXXXXXX		111 <sub>B</sub>																																																								



**MR18:19\_(Reserved) (MA<7:0> = 012<sub>H</sub>- 013<sub>H</sub>)**

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
18-19	12 <sub>H</sub> -13 <sub>H</sub>	(Reserved)		(RFU)							

OP<7:0>	RFU	Reserved for Future Use
---------	-----	-------------------------

**MR20:31\_(Do Not Use) (MA<7:0> = 014<sub>H</sub>- 01F<sub>H</sub>)**

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
20-31	18 <sub>H</sub> -1F <sub>H</sub>	Reserved for NVM									

OP<7:0>	Reserved for NVM	N/A
---------	------------------	-----

**MR32\_ DQ calibration pattern A (MA<7:0> = 020<sub>H</sub>)**

**MR40\_ DQ calibration pattern B (MA<7:0> = 028<sub>H</sub>)**

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
32	20 <sub>H</sub>	DQ calibration pattern A	R	See "Data Calibration Pattern Description"							
40	28 <sub>H</sub>	DQ calibration pattern B	R	See "Data Calibration Pattern Description"							

OP<7:0>	DQ calibration pattern A	See "Data Calibration Pattern Description"
OP<7:0>	DQ calibration pattern B	See "Data Calibration Pattern Description"



# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA

Preliminary



## MR63\_Reset (MA<7:0> = 03F<sub>H</sub>): MRW only

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
63	3FH	Reset	W	X							

OP<7:0>	Reset	X (For additional information on MRW RESET, see "Mode Register Write Command" on Timing Spec)
---------	-------	---

## Do Not Use and Reserved functions

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
33-39	21 <sub>H</sub> -27 <sub>H</sub>	(Do Not Use)		(DNU)							
41-47	29H-2FH	(Do Not Use)		(DNU)							
48-62	30H-3EH	(Reserved)		(RFU)							
64-126	40H-7EH	(Reserved)		(RFU)							
127	7FH	(Do Not Use)		(DNU)							
128-190	80H-BEH	(Reserved)		(RFU)							
191	BFH	(Do Not Use)		(DNU)							
192-254	C0H-FEH	(Reserved)		(RFU)							
255	FFH	(Do Not Use)		(DNU)							



### LPDDR2-S4 SDRAM Truth Table

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.



Command Truth Table

SDRAM command	SDR Command Pins			DDR CA pins (10)										CK EDGE										
	CKE		CS	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9											
	CK (n-1)	CK (n)		MA0	MA1	MA2	MA3	MA4	MA5	MA6	MA7	OP0	OP1		OP2	OP3	OP4	OP5	OP6	OP7				
MRW	H	H	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	
MRR	H	H	L	L	L	L	H	MA0	MA1	MA2	MA3	MA4	MA5	MA6	MA7	X								
Refresh (per bank) <sup>10</sup>	H	H	L	L	L	H	L	X																
Refresh (all bank)	H	H	L	L	L	H	H	X																
Enter Self Refresh	H	L	L	L	L	H	X																	
Activate (bank)	H	H	L	L	H	R8	R9	R10	R11	R12	BA0	BA1	BA2	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	
Write (bank)	H	H	L	H	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	AP <sup>3</sup>	C3	C4	C5	C6	C7	C8	C9	C10	C11	
Read (bank)	H	H	L	H	L	H	RFU	RFU	C1	C2	BA0	BA1	BA2	AP <sup>3</sup>	C3	C4	C5	C6	C7	C8	C9	C10	C11	
Precharge (bank)	H	H	L	H	H	L	H	AB	X	X	BA0	BA1	BA2	X										
BST	H	H	L	H	H	L	L	X																
Enter Deep Power Down	H	L	L	H	H	L	X																	
NOP	H	H	L	H	H	H	X																	
Maintain PD, SREF, DPD (NOP)	L	L	L	H	H	H	X																	
NOP	H	H	H	X																				
Maintain PD, SREF, DPD (NOP)	L	L	H	X																				
Enter Power Down	H	L	H	X																				
Exit PD, SREF, DPD	L	H	H	X																				

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA

Preliminary



## Notes:

1. All LPDDR2 commands are defined by states of  $\overline{CS}$ , CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
2. For LPDDR2 SDRAM, Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon.
3. AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.
4. "X" means "H or L (but a defined logic level)".
5. Self refresh exit and Deep Power Down exit are asynchronous.
6.  $V_{REF}$  must be between 0 and  $V_{DDQ}$  during Self Refresh and Deep Down operation.
7. CA<sub>xr</sub> refers to command/address bit "X" on the rising edge of clock.
8. CA<sub>xf</sub> refers to command/address bit "X" on the rising edge of clock.
9.  $\overline{CS}$  and CKE are sampled at the rising edge of clock.
10. Per Bank Refresh is only allowed in devices with 8 banks.
11. The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA

Preliminary



## CKE Truth Table

Device Current State <sup>*3</sup>	CKE <sub>n-1</sub> <sup>*1</sup>	CKE <sub>n</sub> <sup>*1</sup>	$\overline{CS}$ <sup>*2</sup>	Command n <sup>*4</sup>	Operation n <sup>*4</sup>	Device Next State	Notes
Active Power Down	L	L	x	x	Maintain Active Power Down	Active Power Down	
	L	H	H	NOP	Exit Active Power Down	Active	6,9
Idle Power Down	L	L	x	x	Maintain Idle Power Down	Idle Power Down	
	L	H	H	NOP	Exit Idle Power Down	Idle	6,9
Resetting Power Down	L	L	x	x	Maintain Resetting Power Down	Resetting Power Down	
	L	H	H	NOP	Exit Resetting Power Down	Idle or Resetting	6,9,12
Deep Power Down	L	L	x	x	Maintain Deep Power Down	Deep Power Down	
	L	H	H	NOP	Exit Deep Power Down	Power On	8
Self Refresh	L	L	x	x	Maintain Self Refresh	Self Refresh	
	L	H	H	NOP	Exit Self Refresh	Idle	7,10
Bank(s) Active	H	L	H	NOP	Enter Active Power Down	Active Power Down	
All Banks Idle	H	L	H	NOP	Enter Idle Power Down	Idle Power Down	
	H	L	L	Enter Self-Refresh	Enter Self Refresh	Self Refresh	
	H	L	L	Enter Self-Refresh	Enter Deep Power Down	Deep Power Down	
Resetting	H	L	H	NOP	Enter Resetting Power Down	Resetting Power Down	
Other states	H	H	Refer to the Command Truth Table				

### Notes:

1. "CKE<sub>n</sub>" is the logic state of CKE at clock edge n; "CKE<sub>n-1</sub>" was the logic state of CKE at previous clock edge.
2. " $\overline{CS}$ " is the logic state of  $\overline{CS}$  at the clock rising edge n;
3. "Current state" is the state of the LPDDR2 device immediately prior to clock edge n.
4. "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".
5. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
6. Power Down exit time (<sup>t</sup>XP) should elapse before a command other than NOP is issued.
7. Self-Refresh exit time (<sup>t</sup>XSR) should elapse before a command other than NOP is issued.
8. The Deep Power-Down exit procedure must be followed as discussed in the DPD section of the Functional Description.
9. The clock must toggle at least once during the <sup>t</sup>XP period.
10. The clock must toggle at least once during the <sup>t</sup>XSR period.
11. "X" means "Don't care".
12. Upon exiting Resetting Power Down, the device will return to the idle state if <sup>t</sup>INIT5 has expired.

### Current State Bank n – Command to Bank n

Current State	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current State	
Idle	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	Refresh (All Bank)	Begin to refresh	Refreshing (AllBank)	7
	MRW	Load value from Mode Register	MR Writing	7
	MRR	Read value from Mode Register	Idle / MR Reading	
	Reset	Begin Device Auto-initialization	Resetting	7,8
	Precharge	Deactivate row in bank or banks	Precharging	9,15
Row Active	Read	Select column, and start read burst	Reading	
	Write	Select column, and start write burst	Writing	
	MRR	Read value from Mode Register	Active / MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	9
Reading	Read	Select column, and start new read burst	Reading	10,11
	Write	Select column, and start write burst	Writing	10,11,12
	BST	Read burst terminate	Active	13
Writing	Write	Select column, and start new write burst	Writing	10,11
	Read	Select column, and start read burst	Reading	10,11,14
	BST	Write burst terminate	Active	13
Power On	Reset	Begin Device Auto-initialization	Resetting	7,9
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

Notes:

- The table applies when both  $CKE_{n-1}$  and  $CKE_n$  are HIGH, and after  $t_{XSR}$  or  $t_{XP}$  has been met, if the previous state was Power Down.
- All states and sequences not shown are illegal or reserved.
- Current State definitions:

State	Definition
Idle	The bank or banks have been precharged, and tRP has been met.
Active	A row in the bank has been activated, and tRCD has been met. No data bursts or accesses and no register accesses are in progress.
Reading	A READ burst has been initiated with auto precharge disabled, and has not yet terminated or been terminated.
Writing	A WRITE burst has been initiated with auto precharge disabled, and has not yet terminated or been terminated.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

## Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA



4. The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states.

State	Starts with	Ends when it's met	Notes
<b>Refreshing (per bank)</b>	Registration of a REFRESH (per bank) command	<i>tRFCpb</i>	After <i>tRFCpb</i> is met, the bank is in the idle state.
<b>Refreshing (all banks)</b>	Registration of a REFRESH (all bank) command	<i>tRFCab</i>	After <i>tRFCab</i> is met, the device is in the all-banks idle state.
<b>Idle MR reading</b>	Registration of the MRR command	<i>tMRR</i>	After <i>tMRR</i> is met, the device is in the all-banks idle state..
<b>Resetting MR reading</b>	Registration of the MRR command	<i>tMRR</i>	After <i>tMRR</i> is met, the device is in the all-banks idle state.
<b>Active MR reading</b>	Registration of the MRR command	<i>tMRR</i>	After <i>tMRR</i> is met, the bank is in the active state.
<b>MR writing</b>	Registration of the MRW command	<i>tMRW</i>	After <i>tMRW</i> is met, the device is in the all-banks idle state.
<b>Precharge all</b>	Registration of a PRECHARGE ALL command	<i>tRP</i>	After <i>tRP</i> is met, the device is in the all-banks idle state.

5. The states listed below must not be interrupted by any executable command. NOP commands must be applied to each positive clock edge during these states.

State	Starts with	Ends when it's met	Notes
<b>Precharging</b>	Registration of a PRECHARGE command	<i>tRP</i>	After <i>tRP</i> is met, the bank is in the idle state.
<b>Row Active</b>	Registration of an ACTIVATE command	<i>tRCD</i>	After <i>tRCD</i> is met, the bank is in the active state.
<b>READ with AP enable</b>	Registration of a READ command with auto precharge enabled	<i>tRP</i>	After <i>tRP</i> is met, the bank is in the idle state.
<b>WRITE with AP enable</b>	Registration of a WRITE command with auto precharge enabled	<i>tRP</i>	After <i>tRP</i> is met, the bank is in the idle state.

6. Bank-specific; requires that the bank is idle and no bursts are in progress.
7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
8. Not bank-specific reset command is achieved through Mode Register Write command.
9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
10. A command other than NOP should not be issued to the same bank while a READ or WRITE burst with auto precharge is enabled.
11. The new READ or WRITE command could be auto precharge enabled or auto precharge disabled.
12. A WRITE command can be issued after the completion of the READ burst; otherwise, a BST must be issued to end the READ prior to asserting a WRITE command.
13. Not bank-specific. The BST command affects the most recent READ/WRITE burst started by the most recent READ/WRITE command, regardless of bank.

14. A READ command can be issued after completion of the WRITE burst; otherwise, a BST must be used to end the WRITE prior to asserting another READ command.
15. If a PRECHARGE command is issued to a bank in the idle state, tRP still applies.



# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

## Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA



### Current State Bank n – Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	Notes
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	18
Row Activating, Active, or Precharging	Activate	Select and activate row in Bank m	Active	7
	Read	Select column, and start read burst from Bank m	Reading	8
	Write	Select column, and start write burst to Bank m	Writing	8
	Precharge	Deactivate row in bank or banks	Precharging	9
	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	10,11,13
	BST	Read or Write burst terminate an ongoing Read/Write from/to Bank m	Active	18
Reading (AP disabled)	Read	Select column, and start read burst from Bank m	Reading	8
	Write	Select column, and start write burst to Bank m	Writing	8,14
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Writing (AP disabled)	Read	Select column, and start read burst from Bank m	Reading	8,16
	Write	Select column, and start write burst to Bank m	Writing	8
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Reading with Auto-Precharge	Read	Select column, and start read burst from Bank m	Reading	8,15
	Write	Select column, and start write burst to Bank m	Writing	8,14,15
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Writing with Auto-Precharge	Read	Select column, and start read burst from Bank m	Reading	8,15,16
	Write	Select column, and start write burst to Bank m	Writing	8,15
	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Power On	Reset	Begin Device Auto-initialization	Resetting	12,17
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

**Notes:**

- The table applies when both  $CKE_{n-1}$  and  $CKE_n$  are HIGH, and after  $t_{XSR}$  or  $t_{XP}$  has been met, if the previous state was Self Refresh or Power Down.
- All states and sequences not shown are illegal or reserved.
- Current State definitions:
  - 3.1) Idle: the bank has been precharged, and  $t_{RP}$  has been met
  - 3.2) Active: a row in the bank has been activated, and  $t_{RCD}$  has been met. No data bursts/accesses and no register accesses are in progress.

- 3.3) Reading: a Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 3.4) Writing: a Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
4. Refresh, Self-Refresh, and Mode Register Write commands may only be issued when all bank are idle.
5. A Burst Terminate (BST) command can not be issued to another bank; it applies to the bank represented by the current state only.
6. The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:
  - 6.1) Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, The bank will be in the Idle state.
  - 6.2) Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.
  - 6.3) Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
  - 6.4) MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.
7. tRRD must be met between the ACTIVATE command to bank  $n$  and any subsequent ACTIVATE command to bank  $m$ .
8. READs or WRITEs listed in the command column include READs and WRITEs with or without auto precharge enabled.
9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
10. MRR is supported in the row-activating state.
11. MRR is supported in the precharging state.
12. Not bank-specific; requires that all banks are idle and no bursts are in progress.
13. The next state for bank  $m$  depends on the current state of bank  $m$  (idle, row-activating, precharging, or active).
14. A WRITE command can be issued after the completion of the READ burst; otherwise a BST must be issued to end the READ prior to asserting a WRITE command.
15. A READ with auto precharge enabled or a WRITE with auto precharge enabled can be followed by any valid command to other banks with timing restriction.
16. A READ command can be issued after the completion of the WRITE burst; otherwise, a BST must be issued to end the WRITE prior to asserting another READ command.
17. RESET command is achieved through MODE REGISTER WRITE command.
18. BST is supported only if a READ or WRITE burst is ongoing.



### DM Operation Truth Table

Function	DM	DQ	Notes
Write Enable	L	Valid	1
Write Inhibit	H	x	1

Notes:

1. Used to mask write data, provided coincident with the corresponding data.

## COMMAND Definitions and Timing Diagrams


### ACTIVE

The Active command is issued by holding  $\overline{CS}$  LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA0-BA2 are used to select the desired bank. The row addresses R0-R14 is used to determine which row in the selected bank. The Active command must be applied before any Read or Write operation can be executed. The LPDDR2 SDRAM can accept a read or write command at time  $t_{RCD}$  after the active command is sent. Once a bank has been active, it must be precharged before another Active command can be applied to the same bank. The bank active and precharge times are defined as  $t_{RAS}$  and  $t_{RP}$ , respectively. The minimum time interval between two successive ACTIVE commands on the same bank is determined by the RAS cycle time of the device ( $t_{RC}$ ). The minimum time interval between two successive ACTIVE commands on different banks is defined by  $t_{RRD}$ .

Certain restriction on operation of the 8 bank devices must be observed. One for restricting the number of sequential Active commands that can be issued and another for allowing more time for RAS precharge for a Precharge All command. The rules are as follows:

**8 bank device Sequential Bank Activation Restriction:** No more than 4 banks may be activated (or refreshed, in the case of REF<sub>pb</sub>) in a rolling  $t_{FAW}$  window. Converting to clocks is done by dividing  $t_{FAW}$  [ns] by  $t_{CK}$  [ns], and rounding up to the next integer value. An example of the rolling window, if  $RU\{(t_{FAW} / t_{CK})\}$  is 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued at or between clock N+1 and N+9. REF<sub>pb</sub> also counts as bank-activation for the purposes of  $t_{FAW}$ .

**8 bank device Precharge All allowance:**  $t_{RP}$  for a Precharge All command for an 8 Bank device shall equal to  $t_{RP_{ab}}$ , which is greater than  $t_{RP_{pb}}$ .



Activate command cycle:  $t_{RCD}=3$ ,  $t_{RP}=3$ ,  $t_{RRD}=2$

Notes:


1. A Precharge-All command uses  $t_{RP_{ab}}$  timing, while a Single Bank Precharge command uses  $t_{RP_{pb}}$  timing. In this figure,  $t_{RP}$  is used to denote either an All-bank Precharge or a Single Bank Precharge.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA


8Gb:NT6TL256T32BA



Notes:


1. Exclusively for 8-bank devices. No more than 4 banks may be activated in a rolling tFAW window.

Command Input Signal Timing Definition



NOTE1: Setup and hold conditions also apply to the CKE pin. See section related to power down for timing diagrams related to the CKE pin.

CKE Input Signal Timing Definition



NOTE 1: After CKE is registered LOW, CKE signal level shall be maintained below  $V_{ILCKE}$  for tCKE specification (LOW pulse width).

NOTE 2: After CKE is registered HIGH, CKE signal level shall be maintained above  $V_{IHCKE}$  for tCKE specification (HIGH pulse width).



## Read and Write access modes


After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting  $\overline{CS}$  LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a read operation (CA2 HIGH) or a write operation (CA2 LOW).

The LPDDR2 SDRAM provides a fast column access operation. A single Read or Write Command will initiate a burst read or write operation on successive clock cycles.

For LPDDR2-S4 devices, a new burst access must not interrupt the previous 4-bit burst operation, in case of BL=4 setting. In case of BL=8 and BL=16 settings, Reads may be interrupted by Reads, and Writes may be interrupted by Writes provided that this occurs on even clock cycles after the Read or Write command and that  $t_{CCD}$  is met. The minimum CAS to CAS delay is defined by  $t_{CCD}$ .

## Burst Read

The Burst Read command is initiated by having  $\overline{CS}$  LOW, CA0 HIGH, CA1 LOW and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r-CA6r and CA1f-CA9f, determine the starting column address for the burst. The Read Latency (RL) is defined from the rising edge of the clock on which the Read Command is issued to the rising edge of the clock from which the  ${}^1DQSCK$  delay is measured. The first valid datum is available  $RL * {}^1CK + {}^1DQSCK + {}^1DQSQ$  after the rising edge of the clock where the Read Command is issued. The data strobe output is driven LOW  ${}^1RPRE$  before the first rising valid strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin edge aligned with the data strobe. The RL is programmed in the mode registers. Timings for the data strobe are measured relative to the crosspoint of DQS and its complement,  $\overline{DQS}$ .



Data output (Read) timing ( $t_{DQSQmax}$ )


Notes:

1.  $t_{DQSQ}$  can span multiple clock periods.
2. An effective Burst Length of 4 is shown.







Burst Read (Continued)



Data output (Read) timing ( $t_{DQSKmin}$ ), BL=4





Burst Read: RL=5, BL=4,  $t_{DQSK} > t_{CK}$



Burst Read: RL=3, BL=8,  $t_{DQSK} < t_{CK}$



Burst Read (Continued)





**tDQCKdl timing** :  $tDQCKdl = |tDQCKn - tDQCKm|$  within any 32ms rolling window

Notes:

1. tDQCKDLmax is defined as the maximum of ABS(tDQCKn – tDQCKm) for any { tDQCKn – tDQCKm} pair within any 32ms rolling window.

Burst Read (Continued)




**tDQSKdm timing** :  $tDQSKdm = |tDQSKn - tDQSKm|$  within any 1.6us rolling window


Notes:

1. tDQSKDMmax is defined as the maximum of ABS(tDQSKn – tDQSKm) for any { tDQSKn – tDQSKm} pair within any 1.6us rolling window.

Burst Read (Continued)



1



1


Transitioning data

**tDQSKDs timing** :  $tDQSKDS = |tDQSKn - tDQSKm|$  within a consecutive burst within any 160ns rolling window

Notes:


1. tDQSKDSmax is defined as the maximum of  $ABS(tDQSKn - tDQSKm)$  for any  $\{tDQSKn - tDQSKm\}$  pair for reads within a consecutive burst within any 160ns rolling window.

**Burst Read (Continued)**



**Burst Read followed by burst write: RL=3, WL=1, BL=4**

The minimum time from the burst READ command to the burst WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE latency is  $RL + RU(tDQSK(MAX)/tCK) + BL/2 + 1 - WL$  clock cycles. Note that if a READ burst is truncated with a burst TERMINATE (BST) command, the effective burst length of the truncated READ burst should be used as “BL” to calculate the minimum READ-to-WRITE delay.




**Seamless Burst Read: RL=3, BL=4, Tccd=2**

The seamless burst READ operation is supported by enabling a READ command at every other clock cycle for BL = 4 operation, every fourth clock cycle for BL = 8 operation, and every eighth clock cycle for BL=16 operation. This operation is supported as long as the banks are activated, whether the accesses read the same or different banks.

### Burst Read (Continued)

For LPDDR2-S4 devices, burst read can be interrupted by another read on even clock cycles after the Read command, provided that  $t_{CCD}$  is met. For LPDDR2-S2 devices, burst reads may be interrupted by other reads on any subsequent clock, provided that  $t_{CCD}$  is met.




Read burst interrupt example: RL=3, BL=8,  $t_{CCD}=2$

Notes:


1. Reads can only be interrupted by other reads or the BST command.
2. The effective burst length of the first read equals two times the number of clock cycles between the first read and the interrupting read.

**Burst Write**

The burst WRITE command is initiated with  $\overline{CS}$  LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. Write latency (WL) is defined from the rising edge of the clock on which the WRITE command is issued to the rising edge of the clock from which the Tdqss delay is measured. The first valid data must be driven  $WL \times tCK + Tdqss$  from the rising edge of the clock from which the WRITE command is issued. The data strobe signal (DQS) must be driven LOW Twpre prior to data input. The burst cycle data bits must be applied to the DQ pins Tds prior to the associated edge of the DQS and held valid until Tdh after that edge. Burst data is sampled on successive edges of the DQS until the 4-, 8-, or 16-bit burst length is completed. After a burst WRITE operation, tWR must be satisfied before a PRECHARGE command to the same bank can be issued. Pin input timings are measured relative to the cross point of DQS and its complement,  $\overline{DQS}$ .




Data input (Write) timing



Burst write: WL=1, BL=4


### Burst Write (Continued)



**Burst write followed by burst read: RL=3, WL=1, BL=4**

Notes:

1. The minimum number of clock cycles from the burst write command to the burst read command for any bank is  $[WL + 1 + BL/2 + RU (tWTR / tCK)]$ .
2.  $tWTR$  starts at the rising edge of the clock after the last valid input datum.
3. If a write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated write burst should be used as "BL" to calculate the minimum write to read delay.




**Seamless Burst write: WL=1, BL=4, Tccd=2**

Notes:

1. The seamless burst write operation is supported by enabling a write command every other clock for BL=4 operation, every four clocks for BL=8 operation, or every eight clocks for BL=16 operation. This operation is allowed regardless of same or different banks as long as the banks are activated.



Burst Write (Continued)



Write burst interrupt timing: WL=1, BL=8, Tccd=2


Notes:

1. WRITES can only be interrupted by other WRITES or the BST command.
2. For LPDDR2-S4 devices, write burst interrupt function is only allowed on burst of 8 and burst of 16.
3. For LPDDR2-S4 devices, write burst interrupt may only occur on even clock cycles after the previous write commands, provided that Tccd(min) is met.
4. Write burst interruption is allowed to any bank inside DRAM.
5. Write burst with Auto-Precharge is not allowed to be interrupted.
6. The effective burst length of the first WRITE equals two times the number of clock cycles between the first WRITE and the interrupting WRITE.

### Burst Terminate [BST]

The BST command is initiated with  $\overline{CS}$  LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 LOW at the rising edge of the clock. A BST command can only be issued to terminate an active READ or WRITE burst. Therefore, a BST command can only be issued up to and including  $BL/2 - 1$  clock cycles after a READ or WRITE command. The effective burst length of a READ or WRITE command truncated by a BST command is as follows:

- Effective burst length =  $2 \times$  (number of clock cycles from the READ or WRITE command to the BST command).
- If a READ or WRITE burst is truncated with a BST command, to calculate the minimum READ-to-WRITE or WRITE-to-READ delay, the effective burst length of the truncated burst should be used as the value for BL.
- The BST command only affects the most recent READ or WRITE command. The BST command truncates an ongoing READ burst  $RL \times tCK + tDQSCK + tDQSQ$  after the rising edge of the clock where the BST command is issued. The BST command truncates an on-going write burst  $WL \times tCK + tDqss$  after the rising edge of the clock where the BST command is issued.
- For LPDDR2-S4 devices, the 4-bit prefetch architecture enables BST command assertion on even clock cycles following a WRITE or READ command. The effective burst length of a READ or WRITE command truncated by a BST command is thus an integer multiple of 4.




**Burst Write truncated by BST: WL=1, BL=16**

Notes:

1. The BST command truncates an ongoing write burst  $WL \times tCK + tDQSS$  after the rising edge of the clock where the Burst Terminate command is issued.
2. For LPDDR2-S4 devices, BST can only be issued an even number of clock cycles after the Write command.
3. Additional BST commands are not allowed after T4, and may not be issued until after the next Read or Write command.

### Burst Terminate [BST] (Continued)




**Burst Read truncated by BST: RL=3, BL=16**

**Notes:**


1. The BST command truncates an ongoing read burst  $RL \times t_{CK} + t_{DQSK} + t_{DQSQ}$  after the rising edge of the clock where the Burst Terminate command is issued.
2. For LPDDR2-S4 devices, BST can only be issued an even number of clock cycles after the Read command.
3. Additional BST commands are not allowed after T4, and may not be issued until after the next Read or Write command.

### Write data Mask

One write data mask (DM) pin for each data byte (DQ) will be supported on LPDDR2 devices, consistent with the implementation on LPDDR SDRAMs. Each data mask (DM) may mask its respective data byte (DQ) for any given cycle of the burst. Data mask has identical timings on write operations as the data bits, though used as input only, is internally loaded identically to data bits to insure matched system timing.



Data Mask Timing



Write data mask: WL=2, BL=4, second DQ masked

Notes: For the data mask function, WL=2, BL=4 is shown; the second data bit is masked.

## Precharge

The Precharge command is used to precharge or close a bank that has been activated. The Precharge command is initiated by having  $\overline{CS}$  LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The Precharge Command can be used to precharge each bank independently or all banks simultaneously. For 4-bank devices, the AB flag, and the bank address bits, BA0 and BA1, are used to determine which bank(s) to precharge. For 8-bank devices, the AB flag, and the bank address bits, BA0, BA1, and BA2, are used to determine which bank(s) to precharge. The bank(s) will be available for a subsequent row access  $t_{RP_{ab}}$  after an All-Bank Precharge command is issued and  $t_{RP_{pb}}$  after a Single-Bank Precharge command is issued.

In order to ensure that 8-bank devices do not exceed the instantaneous current supplying capability of 4-bank devices, the Row Precharge time ( $t_{RP}$ ) for an All-Bank Precharge for 8-bank devices ( $t_{RP_{ab}}$ ) will be longer than the Row Precharge time for a Single-Bank Precharge ( $t_{RP_{pb}}$ ). For 4-bank devices, the Row Precharge time ( $t_{RP}$ ) for an All-Bank Precharge ( $t_{RP_{ab}}$ ) is equal to the Row Precharge time for a Single-Bank Precharge ( $t_{RP_{pb}}$ ).


AB (CA4r)	BA2 (CA9r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s)	Precharged Bank(s)
				4-bank device	8-bank device
0	0	0	0	Bank 0 only	Bank 0 only
0	0	0	1	Bank 1 only	Bank 1 only
0	0	1	0	Bank 2 only	Bank 2 only
0	0	1	1	Bank 3 only	Bank 3 only
0	1	0	0	Bank 0 only	Bank 4 only
0	1	0	1	Bank 1 only	Bank 5 only
0	1	1	0	Bank 2 only	Bank 6 only
0	1	1	1	Bank 3 only	Bank 7 only
1	Don't care	Don't care	Don't care	All Banks	All Banks

Bank selection for Precharge by address bits


### Burst Read followed by precharge

For the earliest possible precharge, the precharge command may be issued BL/2 clock cycles after a Read command. A new bank active (command) may be issued to the same bank after the Row Precharge time ( $t_{RP}$ ). A precharge command can not be issued until after  $t_{RAS}$  is satisfied.

For LPDDR2-S4 devices, the minimum Read to Precharge spacing has also to satisfy a minimum analog time from the rising clock edge that initiates the last 4-bit precharge of a Read command. This time is called  $t_{RTP}$  (Read to Precharge). For LPDDR2-S4 devices,  $t_{RTP}$  begins BL/2 – 2 clock cycles after the Read command. If the burst is truncated by a BST command, the effective “BL” shall be used to calculate when  $t_{RTP}$  begins.



Burst Read followed by Precharge: RL=3, BL=8,  $RU(t_{RTP(min)}/CK)=2$




Burst Read followed by Precharge: RL=3, BL=4,  $RU(t_{RTP(min)}/CK) = 3$

**Burst Write followed by precharge**

For write cycles, a delay must be satisfied from the time of the last valid burst input data until the Precharge command may be issued. This delay is known as the write recovery time ( $t_{WR}$ ) referenced from the completion of the burst write to the Precharge command. No Precharge command to the same bank should be issued prior to the  $t_{WR}$  delay.

LPDDR2-S2 devices write data to the array in prefetch pairs (prefetch = 2) and LPDDR2-S4 devices write data to the array in prefetch quadruples (prefetch = 4). The beginning of an internal write operation may only begin after a prefetch group has been completely. Therefore, the write recovery time ( $t_{WR}$ ) starts different boundaries for LPDDR2-S2 and LPDDR2-S4 devices.

For LPDDR2-S2 devices, minimum Write to Precharge command spacing to the same bank is  $WL + RU(BL/2) + 1 + RU(t_{WR}/CK)$  clock cycles. For LPDDR2-S4 devices, minimum Write to Precharge command spacing to the same bank is  $WL + BL/2 + 1 + RU(t_{WR}/CK)$  clock cycles. For an untruncated burst, BL is the value from the Mode Register. For a truncated burst, BL is the effective burst length.



**Burst Write followed by Precharge: WL=1, BL=4**

## Auto Precharge


Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge command or the auto-precharge function. When a Read or a Write command is given to the LPDDR2 SDRAM, the AP bit (CA0f) may be set to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If AP is LOW when the Read or Write command is issued, the normal Read or Write burst operation is executed and the bank remains active at the completion of the burst. If AP is HIGH when the Read or Write command is issued, then the auto-precharge function is engaged. This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon Read or Write latency) thus improving system performance for random data access.

### Burst Read with Auto Precharge

If AP (CA0f) is HIGH when a Read Command is issued, the Read with Auto-Precharge function is engaged. LPDDR2-S4 devices start an Auto-Precharge operation on the rising edge of the clock BL/2 or BL/2 – 2 + RU(<sup>t</sup>RTP/<sup>t</sup>CK) clock cycles later than the Read with AP command, whichever is greater.

A new bank Activate command may be issued to the same bank if both of the following two conditions are satisfied simultaneously:

- The RAS precharge time (<sup>t</sup>RP) has been satisfied from the clock at which the auto-precharge begins.
- The RAS cycle time (<sup>t</sup>RC) from the previous bank activation has been satisfied.



**Burst Read with Auto-Precharge: RL=3, BL=4, RU(<sup>t</sup>RTP(min)/<sup>t</sup>CK)=2**




### Burst Write with Auto Precharge

If AP (CA0f) is HIGH when a Write Command is issued, the Write with Auto-Precharge function is engaged. The LPDDR2 SDRAM starts an Auto-precharge operation on the rising edge which is  $t_{WR}$  cycles after the completion of the burst write.

A new bank Activate command may be issued to the same bank if both of the following two conditions are satisfied:

- The RAS precharge time ( $t_{RP}$ ) has been satisfied from the clock at which the auto-precharge begins.
- The RAS cycle time ( $T_{rc}$ ) from the previous bank activation has been satisfied.



**Burst Write with Auto-Precharge: WL=1, BL=4**

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA  
8Gb:NT6TL256T32BA

Preliminary



## LPDDR2-S4: Precharge & Auto Precharge clarification

From Command	To Command	Minimum Delay between "From Command" to "To Command"	Unit	Notes
Read	Precharge (to same Bank as Read)	$BL/2 + \max(2, RU(^tRTP/^tCK)) - 2$	tCK	1
	Precharge All	$BL/2 + \max(2, RU(^tRTP/^tCK)) - 2$	tCK	1
BST (for Reads)	Precharge (to same Bank as Read)	1	tCK	1
	Precharge All	1	tCK	1
Read w/AP	Precharge (to same Bank as Read w/AP)	$BL/2 + \max(2, RU(^tRTP/^tCK)) - 2$	tCK	1,2
	Precharge All	$BL/2 + \max(2, RU(^tRTP/^tCK)) - 2$	tCK	1
	Activate (to same Bank as Read w/AP)	$BL/2 + \max(2, RU(^tRTP/^tCK)) - 2 + RU(^tRP_{pb}/^tCK)$	tCK	1
	Write or Write w/AP (same bank)	illegal	tCK	3
	Write or Write w/AP (different bank)	$RL + BL/2 + RU(^tDQSCk_{max}/^tCK) - WL + 1$	tCK	3
	Read or Read w/AP (same bank)	illegal	tCK	3
Write	Precharge (to same Bank as Write)	$WL + BL/2 + RU(^tWR/^tCK) + 1$	tCK	1
	Precharge All	$WL + BL/2 + RU(^tWR/^tCK) + 1$	tCK	1
BST (for Writes)	Precharge (to same Bank as Write)	$WL + RU(^tWR/^tCK) + 1$	tCK	1
	Precharge All	$WL + RU(^tWR/^tCK) + 1$	tCK	1
Write w/AP	Precharge (to same Bank as Write w/AP)	$WL + BL/2 + RU(^tWR/^tCK) + 1$	tCK	1
	Precharge All	$WL + BL/2 + RU(^tWR/^tCK) + 1$	tCK	1
	Activate (to same Bank as Write w/AP)	$WL + BL/2 + RU(^tWR/^tCK) + 1 + RU(^tRP_{pb}/^tCK)$	tCK	1
	Write or Write w/AP (same bank)	illegal	tCK	3
	Write or Write w/AP (different bank)	BL/2	tCK	3
	Read or Read w/AP (same bank)	illegal	tCK	3
Precharge	Precharge (to same Bank as Precharge)	1	tCK	1
	Precharge All	1	tCK	1
Precharge All	Precharge	1	tCK	1
	Precharge All	1	tCK	1

### Notes:

- For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after  $^tRP$  depending on the latest precharge command issued to that bank.
- Any command issued during the minimum delay time as specified above table is illegal.
- After Read with AP, seamless read operations to different banks are supported. After Write with AP, seamless write operations to different banks are supported. Read w/AP and Write a/AP may not be interrupted or truncated.

## Refresh Command

The Refresh Command is initiated by having  $\overline{CS}$  LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of clock. Per Bank Refresh is initiated by having CA3 LOW at the rising edge of the clock and All Bank Refresh is initiated by having CA3 HIGH at the rising edge of clock. Per Bank Refresh is only allowed in devices with 8 banks.

A Per Bank Refresh Command, REFpb performs a refresh operation to the bank which is scheduled by the bank counter in the memory device. The bank sequence of Per Bank Refresh is fixed to be a sequential round-robin: "0-1-2-3-4-5-6-7-0-1-...". The bank count is synchronized between the controller and the SDRAM upon issuing a RESET command or at every exit from self refresh, by resetting bank count to zero. The bank addressing for the Per Bank Refresh count is the same as established in the single-bank Precharge command.

A bank must be idle before it can be refreshed. It is the responsibility of the controller to track the bank being refreshed by the Per Bank Refresh command. The REFpb command may not be issued to the memory until the following conditions are met:

- *tRFCab has been satisfied after the prior REFab command.*
- *tRFCpb has been satisfied after the prior REFpb command.*
- *tRP has been satisfied after the prior Precharge command to that given bank.*

tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than affected by the REFpb command). The target bank is inaccessible during the Per Bank Refresh cycle (tRFCpb), however other banks within the device are accessible and may be addressed during the Per Bank Refresh cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in active state or accessed by a read or a write command.

When the Per Bank Refresh cycle has completed, the affected bank will be in the idle state. As shown in the table, after issuing REFpb:

- *tRFCpb must be satisfied before issuing a REFab command.*
- *tRFCpb must be satisfied before issuing an ACTIVE command to a same bank.*
- *tRRD must be satisfied before issuing an ACTIVE command to a different bank.*
- *tRFCpb must be satisfied before issuing another REFpb command.*

An All Bank Refresh command, REFab performs a refresh operation to all banks. All banks have to be in idle state when REFab is issued (for instance, by Precharge All Bank command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. As shown in the table, the REFab command may not be issued to the memory until the following conditions have been met:

- *tRFCab has been satisfied after the prior REFab command.*
- *tRFCpb has been satisfied after the prior REFpb command.*
- *tRP has been satisfied after the prior Precharge commands.*



When the All Bank Refresh cycle has completed, all banks will be in the idle state. As shown in the table, after issuing REFab:

- the *tRFCab* latency must be satisfied before issuing an *ACTIVATE* command.
- the *tRFCab* latency must be satisfied before issuing a *REFab* or *REFpb* command.

**Command Scheduling Separations related to Refresh**

Symbol	minimum delay from	to	Notes
$t_{RFCab}$	REF <sub>ab</sub>	REF <sub>ab</sub>	
		Activate cmd to <i>any</i> bank	
		REF <sub>pb</sub>	
$t_{RFCpb}$	REF <sub>pb</sub>	REF <sub>ab</sub>	
		Activate cmd to <i>same</i> bank as REF <sub>pb</sub>	
		REF <sub>pb</sub>	
$t_{RRD}$	REF <sub>pb</sub>	Activate cmd to <i>different</i> bank than REF <sub>pb</sub>	
	Activate	REF <sub>pb</sub> affecting an idle bank (different bank than Activate)	1
		Activate cmd to <i>different</i> bank than prior Activate	

Notes:

1. A bank must be in the idle state before it is refreshed. Therefore, after Activate, REF<sub>ab</sub> is not allowed and REF<sub>pb</sub> is allowed only if it affects a bank which is in the idle state.

**Refresh Requirement**

(1) Minimum number of Refresh commands:

LPDDR2 requires a minimum number, R, of REFRESH (REF<sub>ab</sub>) commands within any rolling refresh window (tREFW = 32 ms @ MR4[2:0] = 011 or TC ≤ 85°C).

Symbol	Parameter	4Gb (SDP)	8Gb (DDP)	Unit
	Number of banks	8		
tREFW	Refresh window: TCASE ≤ 85°C	32		ms
tREFW	Refresh window: 85°C < TCASE ≤ 105°C	8		ms
R	Required number of REFRESH commands (MIN)	8192	8192	
tREFI	Average time between REFRESH commands (for reference only) TCASE ≤ 85°C	3.9	3.9	us
tREFI <sub>pb</sub>		0.4875	0.4875	us
tREFI	Average time between REFRESH commands (for reference only) 85°C < TCASE ≤ 105°C	0.975	0.975	us
tREFI <sub>pb</sub>		0.121875	0.121875	us
tRFC <sub>ab</sub>	Refresh cycle time	130	130	ns
tRFC <sub>pb</sub>	Per-bank REFRESH cycle time	60	60	ns
tREFBW	Burst REFRESH window = 4 × 8 × tRFC <sub>ab</sub>	4.16	4.16	us

For devices supporting per-bank REFRESH, a REF<sub>ab</sub> command can be replaced by a full cycle of eight REF<sub>pb</sub> commands.

**Refresh Requirement (Continued)**

(2) Burst Refresh limitation:


To limit maximum current consumption, a maximum of 8 REFab commands may be issued in any rolling tREFBW (tREFBW = 4 x 8 x tRFCab).. This condition does not apply if REFpb commands are used.

(3) Refresh Requirements and Self-Refresh:

If any time within a refresh window is spent in Self-Refresh Mode, the number of required Refresh commands in this particular window is reduced to:

$$R^* = R - RU\{t_{SRF} / t_{REFI}\} = R - RU\{R * t_{SRF} / t_{REFW}\};$$

where RU stands for the round-up function.



**LPDDR2 S4: Definition of TsrF**

NOTE: Above examples are several cases on how to TsrF is calculated

1. (Example A): Time in self refresh mode is fully enclosed in the refresh window (tREFW)
2. (Example B): At self refresh entry.
3. (Example C): At self refresh exit.
4. (Example D): Several intervals in self refresh during one tREFW interval. In this example, TsrF = TsrF1 + TsrF2.

### Refresh Requirement (Continued)

The LPDDR2 devices provide significant flexibility in scheduling REFRESH commands as long as the boundary conditions are met. In the most straightforward implementations, a REFRESH command should be scheduled every Trefi. In this case, self refresh can be entered at any time.


Users may choose to deviate from this regular refresh pattern, for example, to enable a period where no refreshes are required. In the extreme (e.g., LPDDR2-S4 1Gb), the user can choose to issue a refresh burst of 4096 REFRESH commands at the maximum supported rate (limited by tREFBW), followed by an extended period without issuing any REFRESH commands, until the refresh window is complete. The maximum supported time without REFRESH commands is calculated as follows:  $tREFW - (R/8) \times tREFBW = tREFW - R \times 4 \times tRFCab$ .

For example, a 1Gb LPDDR2-S4 device at  $TC \leq 85^\circ C$  can be operated without REFRESH commands up to  $32ms - 4096 \times 4 \times 130ns \approx 30$  ms. Both the regular and the burst/pause patterns can satisfy refresh requirements if they are repeated in every 32ms window. It is critical to satisfy the refresh requirement in every rolling refresh window during refresh pattern transitions. The supported transition from a burst pattern to a regular distributed pattern. If this transition occurs immediately after the burst refresh phase, all rolling tREFW intervals will meet the minimum required number of refreshes.

A non-supported transition –In this example, the regular refresh pattern starts after the completion of the pause phase of the burst/pause refresh pattern. For several rolling tREFW intervals, the minimum number of REFRESH commands is not satisfied.

Understanding this pattern transition is extremely important, even when only one pattern is employed. In self refresh mode, a regular distributed-refresh pattern must be assumed. It is recommended entering self refresh mode immediately following the burst phase of a burst/pause refresh pattern; upon exiting self refresh, begin with the burst phase.

Refresh Requirement (Continued)




**Regular, Distributed REFRESH Pattern**

Notes:

1. Compared to repetitive burst REFRESH with subsequent REFRESH pause.
2. As an example, in a 1Gb LPDDR2-S4 device at  $TC \leq 85^{\circ}C$ , the distributed refresh pattern has one REFRESH command per 7.8 $\mu$ s; the burst refresh pattern has one refresh command per 0.52 $\mu$ s, followed by  $\approx 30$ ms without any REFRESH command.



Refresh Requirement (Continued)




**Supported Transition from Repetitive Burst REFRESH**

Notes:

1. Shown with subsequent REFRESH pause to regular, distributed-refresh pattern.
2. As an example, in a 1Gb LPDDR2-S4 device at  $TC \leq 85^\circ C$ , the distributed refresh pattern has one REFRESH command per 7.8 $\mu s$ ; the burst refresh pattern has one refresh command per 0.52 $\mu s$ , followed by  $\approx 30ms$  without any REFRESH command.

### Refresh Requirement (Continued)




### Recommended Self Refresh Entry and Exit


Notes:

1. In conjunction with a burst/pause refresh pattern.

Refresh Requirement (Continued)



All Bank Refresh Operation



Per-Bank Refresh Operation

Notes:

1. In the beginning of this example, the REFpb bank is pointing to Bank 0.
2. Operations to other banks than the bank being refreshed are allowed during the tREFpb period.

## Self Refresh Operation

The Self Refresh command can be used to retain data in the LPDDR2 SDRAM, even if the rest of the system is powered down. When in the Self Refresh mode, the LPDDR2 SDRAM retains data without external clocking. The LPDDR2 SDRAM device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having CKE LOW,  $\overline{CS}$  LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. CKE must be HIGH during the previous clock cycle. A NOP command must be driven in the clock cycle following the power-down command. Once the command is registered, CKE must be held LOW to keep the device in Self Refresh mode.


LPDDR2-S4 devices can operate in Self Refresh in both the Standard or Extended Temperature Ranges. LPDDR2-S4 devices will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperature and higher at high temperature.

Once the LPDDR2 SDRAM has entered Self Refresh mode, all of the external signals except CKE, are "don't care". For proper self refresh operation, power supply pins (VDD1, VDD2, and VDDCA) must be at valid levels. VDDQ may be turned off during Self-Refresh. Prior to exiting Self-Refresh, VDDQ must be within specified limits. VrefQD and VrefCA may be at any level within minimum and maximum levels. However prior to exiting Self-Refresh, VrefDQ and VrefCA must be within specified limits. The SDRAM initiates a minimum of one all-bank refresh command internally within tCKESR period, once it enters Self Refresh mode. The clock is internally disabled during Self Refresh Operation to save power. The minimum time that the LPDDR2 SDRAM must remain in Self Refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock one clock after Self Refresh entry is registered; however, the clock must be restarted and stable before the device can exit Self Refresh operation.

The procedure for exiting Self Refresh requires a sequence of commands. First, the clock shall be stable and within specified limits for a minimum of 2 clock cycles prior to CKE going back HIGH. Once Self Refresh Exit is registered, a delay of at least tXSR must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain HIGH for the entire Self Refresh exit period tXSR for proper operation except for self refresh re-entry. NOP commands must be registered on each positive clock edge during the Self Refresh exit interval tXSR.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, it is required that at least one Refresh command (8 per-bank or 1 all-bank) is issued before entry into a subsequent Self Refresh.

### Self Refresh Operation (Continued)



#### Self Refresh Operation

Notes:

1. Input clock frequency may be changed or stopped during self-refresh, provided that upon exiting self-refresh, a minimum of 2 clocks ( $T_{init2}$ ) of stable clock are provided and the clock frequency is between the minimum and maximum frequency for the particular speed grade.
2. Device must be in the "All banks idle" state prior to entering Self Refresh mode.
3.  $t_{XSR}$  begins at the rising edge of the clock after CKE is driven HIGH.
4. A valid command may be issued only after  $t_{XSR}$  is satisfied. NOPs shall be issued during  $t_{XSR}$ .



### Partial Array Self-Refresh: Bank Masking

LPDDR2-S4 SDRAM has 4 or 8 banks. For LPDDR2-S4 devices, 64Mb to 512Mb LPDDR2 SDRAM has 4 banks, while 1Gb and higher density has 8. Each bank of LPDDR2 SDRAM can be independently configured whether a self refresh operation is taking place. One mode register unit of 8 bits accessible via MRW command is assigned to program the bank masking status of each bank up to 8 banks. For bank masking bit assignments, see Mode Register 16.

The mask bit to the bank controls a refresh operation of entire memory within the bank. If a bank is masked via MRW, a refresh operation to entire bank is not blocked and data retention by a bank is not guaranteed in self refresh mode. To enable a refresh operation to a bank, a coupled mask bit has to be programmed, “unmasked”. When a bank mask bit is unmasked, the array space being refreshed within that bank is determinate by the programmed status of the segment mask bit.

### Partial Array Self-Refresh: Segment Masking

Segment Programming segment mask bits is similar to programming bank mask bits. For densities 1Gb and higher, 8 segments are used for masking. Mode register 17 is used for programming segment mask bits up to 8 bits. For densities less than 1Gb, segment masking is not supported.

When the mask bit to an address range (represented as a segment) is programmed as “masked,” a REFRESH operation to that segment is blocked. Conversely, when a segment mask bit to an address range is unmasked, refresh to that segment is enabled. A segment-masking scheme can be used in place of or in combination with a bank masking scheme in LPDDR2-S4 SDRAM. Each segment-mask bit setting is applied across all banks.

	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0		M						M
Segment 1	0		M						M
Segment 2	1	M	M	M	M	M	M	M	M
Segment 3	0		M						M
Segment 4	0		M						M
Segment 5	0		M						M
Segment 6	0		M						M
Segment 7	1	M	M	M	M	M	M	M	M

Example of Bank and Segment Masking use in LPDDR2-S4 devices


Notes:

1. This table illustrates an example of an 8-bank LPDDR2-S4 device, when a refresh operation to bank 1 and bank 7, as well as segment 2 and segment 7 are masked.

### Mode Register Read Command

The Mode Register Read command is used to read configuration and status data from mode registers for LPDDR SDRAM. The Mode Register Read (MRR) command is initiated by having  $\overline{CS}$  LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by {CA1f-CA0f, CA9r-CA4r}. The mode register contents are available on the first data beat of DQ0-DQ7,  $RL * t_{CK} + t_{DQSCK} + t_{DQSQ}$  after the rising edge of the clock where the Mode Register Read Command is issued. Subsequent data beats contain valid, but undefined content, except in the case of the DQ Calibration function DQC, where subsequent data beats contain valid content as described in "DQ Calibration". All DQS shall be toggled for the duration of the Mode Register Read burst. The MRR command has a burst length of four. The Mode Register Read operation (consisting of the MRR command and the corresponding data traffic) shall not be interrupted. The MRR command period ( $t_{MRR}$ ) is 2 clock cycles. Mode Register Reads to reserved and write-only registers shall return valid, but undefined content on all data beats and DQS shall be toggled.

### Mode Register Read Command (Continued)



**Mode Register Read timing example: RL=3, tMRR=2**


Notes:

1. Mode Register Read has a burst length of four
2. Mode Register Read operation shall not be interrupted
3. MRRs to DQ calibration registers MR32 and MR40 are described in "DQ Calibration".
4. Only the NOP command is supported during tMRR.
5. Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration of the MRR burst.
6. Minimum Mode Register Read to write latency is  $RL+RU(tDQSCK,max/tCK)+4/2+1-WL$  clock cycles
7. Minimum Mode Register Read to Mode Register Write Latency is  $RL+RU(tDQSCK,max/tCK)+4/2+1$  clock cycles

After a prior READ command, the MRR command must not be issued earlier than  $BL/2$  clock cycles, or  $WL + 1 + BL/2 + RU(tWTR/tCK)$  clock cycles after a prior WRITE command, as READ bursts and WRITE bursts must not be truncated by MRR. Note that if a READ or WRITE burst is truncated with a BST command, the effective burst length of the truncated burst should be used for the value BL.




Mode Register Read Command (Continued)



Read to MRR timing example: RL=3, tMRR=2

Notes:

1. The minimum number of clocks from the burst read command to the Mode Register Read command is BL/2.
2. Only the NOP command is supported during tMRR.



Burst Write Followed by MRR: RL=3, WL=1, BL=4

Notes:

1. The minimum number of clock cycles from the burst write command to the Mode Register Read command is  $[WL + 1 + BL/2 + RU(tWTR/tCK)]$ .
2. Only the NOP command is supported during tMRR.

## Temperature Sensor

LPDDR2 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the extended temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature can be used to determine if operating temperature requirements are being met.

Temperature sensor data may be read from MR4 using the Mode Register Read protocol.

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification that applies for the standard or extended temperature ranges. For example, TCASE could be above 85°C when MR4[2:0] equals 011B.

To assure proper operation using the temperature sensor, applications must accommodate the specifications shown in bellow.

### Temperature Sensor Definitions and Operating Considerations

Parameter	Symbol	Edge	Value	Unit	Notes
System Temperature Gradient	<b>TempGradient</b>	Max	System Dependent	C/s	Maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C.
MR4 Read Interval	<b>ReadInterval</b>	Max	System Dependent	ms	Time period between MR4 READs from the system.
Temperature Sensor Interval	<b>tTSI</b>	Max	32	ms	Maximum delay between internal updates of MR4.
System Response Delay	<b>SysRespDelay</b>	Max	System Dependent	ms	Maximum response time from an MR4 READ to the system response.
Device Temperature Margin	<b>TempMargin</b>	Max	2	C	Margin above maximum temperature to support controller response.

These devices accommodate the 2 degree Celsius temperature margin between the point at which the device temperature enters the extended temperature range and point at which the controller re-configures the system accordingly. To determine the required MR4 polling frequency, the system must use the maximum TempGradient and the maximum response time of the system using the following equation:

$$TempGradient \times (ReadInterval + tTSI + SysRespDelay) \leq 2^\circ C$$


For example, if TempGradient is 10°C/s and the SysRespDelay is 1ms:

$$\frac{10^\circ C}{s} \times (ReadInterval + 16ms + 1ms) \leq 2^\circ C$$

In this case, ReadInterval must not exceed 183ms




Temperature Sensor (Continued)



## DQ Calibration

LPDDR2 devices feature a DQ calibration function that outputs one of two predefined system-timing calibration patterns. MRR to MR32 (pattern A) or MRR to MR40 (pattern B) will return the specified pattern on DQ0 and DQ8 for x16 devices and DQ0, DQ8, DQ16, and DQ24 for x32 devices. For x16 devices, DQ[7:1] and DQ[15:9] drive the same information as DQ0 during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] drive the same information as DQ0 during the MRR burst. MRR DQ calibration commands can occur only in the idle state.



**DQ MR32 and MR40 DQ Calibration timing, example: RL=3,  $t_{MRR}=2$**


Notes: Only the NOP command is supported during  $t_{MRR}$ . Mode Register Read has BL4 and shall not be interrupted

## Data Calibration Pattern Description

Pattern	MR#	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3	Notes
Pattern A	MR32	1	0	1	0	Reads to MR32 return DQ calibration pattern A.
Pattern B	MR40	0	0	1	1	Reads to MR32 return DQ calibration pattern B.

### Mode Register Write (MRW)

The MRW command is used to write configuration data to mode registers. The MRW command is initiated with  $\overline{CS}$  LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f-CA0f, CA9r-CA4r. The data to be written to the mode register is contained in CA9f-CA2f. The MRW command period is defined by  $t_{MRW}$ . Mode register WRITES to read-only registers have no impact on the functionality of the device.



Mode Register Write timing, example: RL=3,  $t_{MRW}=5$

Notes:

1. Only the NOP command is supported during  $t_{MRW}$ .
2. At time  $T_y$ , the device is in the idle state.

The MRW can only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE-ALL command.

### Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)

Current State	Command	Intermediate State	Next State
All Banks idle	MRR	Mode Register Reading (All Banks idle)	All Banks idle
	MRW	Mode Register Writing (All Banks idle)	All Banks idle
	MRW (Reset)	Restting (Device Auto-Init)	All Banks idle
Bank(s) Active	MRR	Mode Register Reading (Bank(s) idle)	Bank(s) Active
	MRW	Not Allowed	Not Allowed
	MRW (Reset)	Not Allowed	Not Allowed

### Mode Register Write Reset (MRW Reset)

The MRW RESET command brings the device to the device auto-initialization (resetting) state in the power-on initialization sequence. The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values. Only the NOP command is supported during  $t_{init4}$ . After MRW RESET, boot timings must be observed until the device initialization sequence is complete and the device is in the idle state. Array data is undefined after the MRW RESET command.

## Mode Register Write ZQ Calibration command

The MRW command is used to initiate the ZQ calibration command. This command is used to calibrate the output driver impedance across process, temperature, and voltage. LPDDR2-S4 devices support ZQ calibration.

There are four ZQ calibration commands and related timings: tZQinit, tZQreset, tZQCL, and tZQCS. tZQinit is for initialization calibration; tZQreset is for resetting ZQ to the default output impedance; tZQCL is for long calibration(s); and tZQCS is for short calibration(s).

The initialization ZQ calibration (ZQINIT) must be performed for LPDDR2-S4. ZQINIT provides an output impedance accuracy of  $\pm 15$  percent. After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of  $\pm 15$  percent. A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system.

The ZQ reset command (ZQRESET) resets the output impedance calibration to a default accuracy of  $\pm 30\%$  across process, voltage, and temperature. This command is used to ensure output impedance accuracy to  $\pm 30\%$  when ZQCS and ZQCL commands are not used.

One ZQCS command can effectively correct at least 1.5% (ZQ correction) of output impedance errors within tZQCS for all speed bins, assuming the maximum sensitivities specified are met. The appropriate interval between ZQCS commands can be determined from using these tables and system-specific parameters.

LPDDR2 devices are subject to temperature drift rate (Tdriftrate) and voltage drift rate (Vdriftrate) in various applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:

$$\frac{ZQ_{correction}}{(T_{sens} \times T_{driftrate}) + (V_{sens} \times V_{driftrate})}$$

where Tsens = max(dRONdT) and Vsens = max(dRONdV), define the LPDDR2 temperature and voltage sensitivities.


For example, if Tsens = 0.75% / C, Vsens = 0.20% / mV, Tdriftrate = 1 C / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:

$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$

For LPDDR2-S4 devices, a ZQ Calibration command may only be issued when the device is in Idle state with all banks precharged. No other activities can be performed on the LPDDR2 data bus during the calibration period (tZQinit, tZQCL, tZQCS). The quiet time on the LPDDR2 data bus helps to accurately calibrate RON. There is no required quiet time after the ZQ Reset command. If multiple devices share a single ZQ Resistor, only one device may be calibrating at any given time. After calibration is achieved, the LPDDR2 device shall disable the ZQ ball's current consumption path to reduce power.

In systems that share the ZQ resistor between devices, the controller must not allow overlap of tZQinit, tZQCS, or tZQCL between the devices. ZQ Reset overlap is allowed. If the ZQ resistor is absent from the system, ZQ shall be connected permanently to VDDCA. In this case, the LPDDR2 shall ignore ZQ calibration commands and the device will use the default calibration settings.

Mode Register Write ZQ Calibration command (Continued)



ZQ Calibration Initialization timing example

Notes:

1. Only the NOP command is supported during ZQ calibration.
2. CKE must be registered HIGH continuously during the calibration period.
3. All devices connected to the DQ bus should be High-Z during the calibration process.

ZQ External Resistor Value, Tolerance and Capacitive Loading

To use the ZQ Calibration function, a 240 Ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each LPDDR2 device or one resistor can be shared between multiple LPDDR2 devices if the ZQ calibration timings for each LPDDR2 device do not overlap. The total capacitive loading on the ZQ pin must be limited.

## Power Down

Power-down is entered synchronously when CKE is registered LOW and  $\overline{CS}$  is HIGH at the rising edge of clock. CKE must be registered HIGH in the previous clock cycle. A NOP command must be driven in the clock cycle following the power-down command. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations such as row activation, PRECHARGE, auto precharge, or REFRESH are in progress, but the power-down IDD specification will not be applied until such operations are complete. Power-down entry and exit are shown in below timing diagram.


If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.

Entering power-down deactivates the input and output buffers, excluding CK,  $\overline{CK}$ , and CKE. In power-down mode, CKE must be held LOW; all other input signals are “Don’t Care.” CKE LOW must be maintained until  $t_{CKE}$  is satisfied. VREFCA must be maintained at a valid level during power-down.

VDDQ can be turned off during power-down. If VDDQ is turned off, VREFDQ must also be turned off. Prior to exiting power-down, both VDDQ and VREFDQ must be within their respective minimum/maximum operating ranges.

No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in section “REFRESH Command”.

The power-down state is exited when CKE is registered HIGH. The controller must drive  $\overline{CS}$  HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until  $t_{CKE}$  is satisfied. A valid, executable command can be applied with power-down exit latency  $t_{XP}$  after CKE goes HIGH.




**Basic Power-Down entry and exit timing**


Notes: Input clock frequency can be changed or the input clock stopped during power-down, provided that the clock frequency is between the minimum and maximum specified frequencies for the speed grade in use, and that prior to power-down exit, a minimum of 2 stable clocks complete.



Power Down (Continued)



CKE intensive environment



REF to REF timing in CKE intensive environment


Notes:

1. The pattern shown above can repeat over a long period of time. With this pattern, LPDDR2 SDRAM guarantees all AC and DC timing & voltage specifications with temperature and voltage drift ensured.




Power Down (Continued)

BL = 4



BL = 8




Read to Power-Down entry

Notes:

1. CKE must be held HIGH until the end of the burst operation
2. CKE may be registered LOW  $RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1$  clock cycles after the clock on which the Read command is registered.

**Power Down (Continued)**




**Read with Auto-precharge to Power-Down entry**

Notes:


1. CKE must be held HIGH until the end of the burst operation.
2. CKE can be registered LOW at  $RL + RU(tDQSK/tCK) + BL/2 + 1$  clock cycles after the clock on which the READ command is registered.
3.  $BL/2$  with  $tRTP = 7.5ns$  and  $tRAS (MIN)$  is satisfied.
4. Start internal PRECHARGE.

Power Down (Continued)

BL = 4



BL = 8




Write to Power-Down entry

Notes:


1. CKE can be registered LOW at  $WL + 1 + BL/2 + RU(t_{WR}/t_{CK})$  clock cycles after the clock on which the WRITE command is registered

Power Down (Continued)

BL = 4



BL = 8




Write with Auto-precharge to Power-Down entry

Notes:

1. CKE may be registered LOW  $WL + 1 + BL/2 + RU(tWR/tCK) + 1$  clock cycles after the Write command is registered.
2. Start internal PRECHARGE.


Power Down (Continued)



Refresh command to Power-Down entry

Notes:


- 1. CKE may go LOW  $t_{IHCKE}$  after the clock on which the Refresh command is registered.



Activate command to Power-Down entry

Notes:

- 1. CKE may go LOW  $t_{IHCKE}$  after the clock on which the Activate command is registered.




Precharge command to Power-Down entry

Notes:

- 2. CKE may go LOW  $t_{IHCKE}$  after the clock on which the Precharge command is registered.


Power Down (Continued)



Mode Register Read to Power-Down entry

Notes:

1. CKE may be registered LOW  $RL + RU(tDQ\overline{SCK}/tCK) + BL/2 + 1$  clock cycles after the clock on which the Mode Register Read command is registered.



Mode Register Write to Power-Down entry

Notes:

1. CKE may be registered LOW  $tMRW$  after the clock on which the Mode Register Write command is registered.


## Deep Power Down (DPD)

Deep Power-Down is entered when CKE is registered LOW with  $\overline{CS}$  LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of clock. A NOP command must be driven in the clock cycle following the power-down command. CKE is not allowed to go LOW while mode register, read, or write operations are in progress. All banks must be in idle state with no activity on the data bus prior to entering the Deep Power Down mode. During Deep Power-Down, CKE must be held LOW.

In Deep Power-Down mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry may be disabled within the SDRAM. All power supplies must be within specified limits prior to exiting Deep Power-Down.  $V_{refDQ}$  and  $V_{refCA}$  may be at any level within minimum and maximum levels. However prior to exiting Deep Power-Down,  $V_{ref}$  must be within specified limits.

The contents of the SDRAM may be lost upon entry into Deep Power-Down mode.

The Deep Power-Down state is exited when CKE is registered HIGH, while meeting  $t_{ISCKE}$  with a stable clock input. The SDRAM must be fully re-initialized as described in the Power up initialization Sequence. The SDRAM is ready for normal operation after the initialization sequence.



Deep Power-Down entry and exit timing diagram

Notes:

1. Initialization sequence may start at any time after  $T_x + 1$ .
2.  $t_{init3}$  and  $T_x + 1$  and refer to timings in the initialization sequence.
3. The clock is stable and within specified limits for a minimum of 2 clock cycles prior to deep power down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.



## Input clock stop and frequency change

LPDDR2 devices support input clock frequency change during CKE LOW under the following conditions:

- $t_{CK(ABS)min}$  is met for each clock cycle
- Refresh requirement apply during clock frequency change
- During clock frequency change, only REFab or REFpb commands may be executing
- Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- Related timing conditions,  $t_{RCD}$  and  $t_{RP}$ , have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of 2 clock cycles after CKE goes LOW
- The clock satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of two clock cycles prior to CKE going HIGH.
- After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL, etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR2 devices support clock stop during CKE LOW under the following conditions:

- CK is held LOW and  $\overline{CK}$  is held HIGH during clock stop
- Refresh requirements are met
- Only REFab or REFpb commands can be in process
- Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- Related timing conditions,  $t_{RCD}$  and  $t_{RP}$ , have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of 2 clock cycles after CKE goes LOW
- The clock satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of two clock cycles prior to CKE going HIGH.

LPDDR2 devices support input clock frequency change during CKE HIGH under the following conditions:

- $t_{CK(ABS)min}$  is met for each clock cycle
- Refresh requirement apply during clock frequency change
- Any Activate, Read, Write, Precharge, Mode Register Write or Mode Register Read commands must have executed to completion including any associated data bursts prior to changing the frequency
- The related timing conditions ( $t_{RCD}$ ,  $t_{WR}$ ,  $t_{WRa}$ ,  $t_{RP}$ ,  $t_{MRW}$ ,  $t_{MRR}$  etc) have been met prior to changing the frequency
- $\overline{CS}$  shall be held HIGH during clock frequency change
- During clock frequency change, only REFab or REFpb commands may be executing
- The LPDDR2 device is ready for normal operation after the clock satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of  $2t_{CK}+t_{XP}$ .
- After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL, etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

## Input clock stop and frequency change (Continued)

LPDDR2 devices support clock stop during CKE HIGH under the following conditions:

- CK is held LOW and  $\overline{CK}$  is held HIGH during clock stop
- $\overline{CS}$  shall be held HIGH during clock stop
- Refresh requirements are met
- Only REFab or REFpb commands can be in process
- Any Activate, Read, Write, Precharge, Mode Register Write or Mode Register Read commands must have executed to completion including any associated data bursts prior to stopping the clock
- The related timing conditions (tRCD, tWR, tWRa, tRP, tMRW, tMRR etc) have been met prior to stopping the clock
- The LPDDR2 device is ready for normal operation after the clock is restarted and satisfies tCH(abs) and tCL(abs) for a minimum of 2tCK+tXP.

## No Operation Command

The purpose of the No Operation command (NOP) is to prevent the LPDDR2 device from registering any unwanted command between operations. Only when the CKE level is constant for clock cycle N-1 and clock cycle N, a NOP command may be issued at clock cycle N. A NOP command has two possible encodings:

1.  $\overline{CS}$  HIGH at the clock rising edge N.
2.  $\overline{CS}$  LOW and CA0, CA1, CA2 HIGH at the clock rising edge N.

The No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.



### Revision History

Version	Page	Modified	Description	Released
1.0	-	-	Preliminary Release	12/2016



<http://www.nanya.com/>