4Gb(SDP):NT6TL128M32BA, NT6TL256M16BA 8Gb(DDP):NT6TL256T32BA

## Commercial, Industrial and Automotive Mobile LPDDR2 4Gb / 8Gb(DDP)

#### **Features**

#### • Basis LPDDR2 Compliant

- Low Power Consumption
- Double-data rate on DQs, DQS, DM and CA bus
- 4n Prefetch Architecture

#### Signal Integrity

- Configurable DS for system compatibility
- ZQ calibration for the accuracy of output driver strength over Process, Voltage and Temperature

#### Training for Signals' Synchronization

- DQ Calibration offering specific DQ output patterns

#### Data Integrity

- DRAM built-in Temperature Sensor for Temperature Compensated Self Refresh (TCSR)
- Auto Refresh and Self Refresh Modes

#### Power Saving Modes

- Deep Power Down Mode (DPD)
- Partial Array Self Refresh (PASR)
- Clock Stop capability during idle period

#### • HSUL12 interface and Power Supply

- VDD1= 1.70 to 1.95V
- VDD2/VDDQ/VDDCA = 1.14 to 1.3V

#### **Options**

#### ■ Speed Grade (DataRate/Read Latency)

- 1066 Mbps / RL=8

#### ■ Temperature Range (*Tc*)

- Commercial Grade = 25°C to + 85°C
- Industrial Grade = 40°C to + 85°C
- Automotive Grade 2 = 40°C to + 105°C

#### **Programmable functions**

- Output Drive Impedance (34.3/40/48/60/80/120)
- Burst Lengths (4/8/16)
- Burst Type (Sequential/Interleaved)
- Read Latency (3/4/5/6/7/8),Write Latency (1/2/3/4)
- nWR (3/4/5/6/7/8)
- PASR (bank/segment)

#### Packages / Density information

#### Lead-free RoHS compliance and Halogen-free

(De	Items ensity / Org. / I Package)	-BGA	Width x Length x Height (mm)	Ball pitch (mm)
4Gb ( <b>SDP</b> )	128Mbx32 256Mbx16	134b	10.00 x 11.50 x 0.80	0.65
8Gb ( <b>DDP</b> )	256Mbx32	134b (1-CH)	10.00 x 11.50 x 0.80	0.65

#### **Density, Signals and Addressing**

Items	256Mb x 16	128Mb x 32	256Mb x 32		
Channel	-	-	1-CH		
CS	<u>CS</u>	<u>CS</u>	CS0 ,CS1		
CKE	CKE	CKE	CKE0, CKE1		
CK/CK	CK/ <del>CK</del>	CK/ <del>CK</del>	CK/ <del>CK</del>		
DQ	DQ[15:0]	DQ[31:0]	DQ[31:0]		
DM	DM[1:0]	DM[3:0]	DM[3:0]		
CA	CA[9:0]	CA[9:0]	CA[9:0]		
Bank Addr.	BA[2:0]	BA[	2:0]		
Row Addr.1	R[13:0]	R[13:0]			
Column Addr.1	C[10:0]	C[9:0]			

Notes:

1. Row and Column Addresses values on the CA bus that are not used are "don't care."

(DDP)

(1-CH)





## **Ordering Information**

					Speed	
Density	Organization	Part Number	Package	TCK (ns)	Data Rate (Mb/s/pin)	RL
		Commercia	l Grade			
4Gb	128M x 32	NT6TL128M32BA-G0	134-Ball	1.875	1066	8
(SDP)	256M x 16	NT6TL256M16BA-G0	134-Ball	1.875	1066	8
8Gb (DDP)	<b>256M x 32</b> (1-CH)	NT6TL256T32BA-G0	134-Ball	1.875	1066	8
		Industrial (	Grade			
4Gb (SDP)	128M x 32	NT6TL128M32BA-G0I	134-Ball	1.875	1066	8
8Gb (DDP)	<b>256M x 32</b> (1-CH)	NT6TL256T32BA-G0I	134-Ball	1.875	1066	8
		Automotive (	Grade 2			
4Gb	128M x 32	NT6TL128M32BA-G0H	134-Ball	1.875	1066	8
(SDP)	256M x 16	NT6TL256M16BA-G0H	134-Ball	1.875	1066	8
8Gb	256M x 32	NT6TI 256T32BA-G0H	134-Ball	1.875	1066	8


NT6TL256T32BA-G0H

134-Ball

1.875

1066





### 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### **Descriptions**

LPDDR2-S4 uses the double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

To achieve high-speed operation, our LPDDR2-S4 SDRAM uses the double data rate architecture and adopt 4n-prefetch interface designed to transfer two data per clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half-clock-cycle data transfer at the I/O pins. Read and write accesses to the LPDDR2-S4 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.


For LPDDR2-S4 devices, accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Active command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.



## Power, Ground, Signals of Single Die, Single Channel Package

Part Number: NT6TL128M32BA-XXX


Available: 134b



## Power, Ground, Signals of Single Die, Single Channel Package

Part Number: NT6TL256M16BA-XXX

Available: 134b



## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb:NT6TI 128M32BA NT6TI 256M16BA Preliminary


4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## Power, Ground, Signals of Dual Die, Single Channel Package

Part Number: NT6TL256T32BA-XXX

Available: 134b





#### LPDDR2 134-ball FBGA SDP X32 ballout

(10.00mm x 11.50mm, 0.65mm pitch)

Part Number: NT6TL128M32BA-XXX

## < TOP View>

See the balls through the package

A1											
	1	2	3	4	5	6	7	8	9	10	
A	DNU	DNU							DNU	DNU	A
В	DNU	NC	NC		VDD2	VDD1	DQ31	DQ29	DQ26	DNU	В
C	VDD1	VSS	NC		VSS	VSS	VDDQ	DQ25	VSS	VDDQ	$\mathbf{c}$
D	VSS	VDD2	ZQ		VDDQ	DQ30	DQ27	DQS3	DQS3	VSS	D
E	VSS	CA9	CA8		DQ28	DQ24	DM3	DQ15	VDDQ	VSS	E
F	VDDCA	CA6	CA7		VSS	DQ11	DQ13	DQ14	DQ12	VDDQ	F
G	VDD2	CA5	VREFCA		DQS1	DQS1	DQ10	DQ9	DQ8	VSS	G
Н	VDDCA	VSS	CK		DM1	VDDQ					н
J	VSS	NC	CK		VSS	VDDQ	VDD2	VSS	VREFDQ		J
K	CKE	NC	NC		DM0	VDDQ					K
L	<del>CS</del>	NC	NC		DQS0	DQS0	DQ5	DQ6	DQ7	VSS	L
M	CA4	CA3	CA2		VSS	DQ4	DQ2	DQ1	DQ3	VDDQ	М
N	VSS	VDDCA	CA1		DQ19	DQ23	DM2	DQ0	VDDQ	VSS	N
P	VSS	VDD2	CA0		VDDQ	DQ17	DQ20	DQS2	DQS2	VSS	P
R	VDD1	VSS	NC		VSS	VSS	VDDQ	DQ22	VSS	VDDQ	R
T	DNU	NC	NC		VDD2	VDD1	DQ16	DQ18	DQ21	DNU	Т
U	DNU	DNU		-					DNU	DNU	U
	1	2	3	4	5	6	7	8	9	10	

NB (No Ball)

DNU (Do Not Use)

NC (No Connect)

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA

## **Preliminary**



#### LPDDR2 134-ball FBGA SDP X16 ballout

(10.00mm x 11.50mm, 0.65mm pitch)

Part Number: NT6TL256M16BA-XXX

## < TOP View> See the balls through the package

A1											
	1	2	3	4	5	6	7	8	9	10	
A	DNU	DNU							DNU	DNU	A
В	DNU	NC	NC		VDD2	VDD1	NC	NC	NC	DNU	В
C	VDD1	VSS	NC		VSS	VSS	VDDQ	NC	VSS	VDDQ	$\mathbf{c}$
D	VSS	VDD2	ZQ		VDDQ	NC	NC	NC	NC	VSS	D
E	VSS	CA9	CA8		NC	NC	NC	DQ15	VDDQ	VSS	E
F	VDDCA	CA6	CA7		VSS	DQ11	DQ13	DQ14	DQ12	VDDQ	F
G	VDD2	CA5	VREFCA		DQS1	DQS1	DQ10	DQ9	DQ8	VSS	G
Н	VDDCA	VSS	CK		DM1	VDDQ					н
J	VSS	NC	СК		VSS	VDDQ	VDD2	VSS	VREFDQ		J
K	CKE	NC	NC		DM0	VDDQ					K
L	<del>CS</del>	NC	NC		DQS0	DQS0	DQ5	DQ6	DQ7	VSS	L
M	CA4	CA3	CA2		VSS	DQ4	DQ2	DQ1	DQ3	VDDQ	М
N	VSS	VDDCA	CA1		NC	NC	NC	DQ0	VDDQ	VSS	N
P	VSS	VDD2	CA0		VDDQ	NC	NC	NC	NC	VSS	P
R	VDD1	VSS	NC		VSS	VSS	VDDQ	NC	VSS	VDDQ	R
T	DNU	NC	NC		VDD2	VDD1	NC	NC	NC	DNU	Т
U	DNU	DNU		•					DNU	DNU	U
ı	1	2	3	4	5	6	7	8	9	10	

NB (No Ball)

DNU (Do Not Use)

NC (No Connect)



## LPDDR2 134-ball FBGA DDP X32 ballout

(10.00mm x 11.50mm, 0.65mm pitch)

Part Number: NT6TL256T32BA-XXX

## < TOP View> See the balls through the package

A1	1	2	3	4	5	6	7	8	9	10	
A	DNU	DNU		•		•	•		DNU	DNU	A
В	DNU	NC	NC		VDD2	VDD1	DQ31	DQ29	DQ26	DNU	В
C	VDD1	VSS	NC		VSS	VSS	VDDQ	DQ25	VSS	VDDQ	C
D	VSS	VDD2	ZQ		VDDQ	DQ30	DQ27	DQS3	DQS3	VSS	D
E	VSS	CA9	CA8		DQ28	DQ24	DM3	DQ15	VDDQ	VSS	E
F	VDDCA	CA6	CA7		VSS	DQ11	DQ13	DQ14	DQ12	VDDQ	F
G	VDD2	CA5	VREFCA		DQS1	DQS1	DQ10	DQ9	DQ8	VSS	G
Н	VDDCA	VSS	CK		DM1	VDDQ					н
J	VSS	NC	СК		VSS	VDDQ	VDD2	VSS	VREFDQ		J
K	CKE0	CKE1	NC		DM0	VDDQ					K
L	CS0	CS1	NC		DQS0	DQS0	DQ5	DQ6	DQ7	VSS	L
M	CA4	CA3	CA2		VSS	DQ4	DQ2	DQ1	DQ3	VDDQ	M
N	VSS	VDDCA	CA1		DQ19	DQ23	DM2	DQ0	VDDQ	VSS	N
P	VSS	VDD2	CA0		VDDQ	DQ17	DQ20	DQS2	DQS2	VSS	P
R	VDD1	VSS	NC		VSS	VSS	VDDQ	DQ22	VSS	VDDQ	R
Т	DNU	NC	NC		VDD2	VDD1	DQ16	DQ18	DQ21	DNU	Т
U	DNU	DNU							DNU	DNU	U
	1	2	3	4	5	6	7	8	9	10	•

NB (No Ball)

DNU (Do Not Use)

NC (No Connect)


4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## 134-ball Package Outline Drawing

Part Number: NT6TL128M32BA-XXX, NT6TL256M16BA-XXX

## NT6TL256T32BA-XXX



## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA

## **Preliminary**




## **Ball Descriptions**

Symbol	Туре	Function
СК, СК	Input	<b>Clock:</b> CK and $\overline{\text{CK}}$ are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, $\overline{\text{CS}}$ and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK and $\overline{\text{CK}}$ . The positive Clock edge is defined by the crosspoint of a rising CK and a falling $\overline{\text{CK}}$ . The negative Clock edge is defined by the crosspoint of a falling CK and a rising $\overline{\text{CK}}$ .
CKE	Input	<b>Clock Enable:</b> CKE high activates, and CKE low deactivates internal clock signals, and device input buffers and output drivers. Power saving modes are entered and exited through CKE transitions. CKE is considered part of the command code. CKE is sampled at the positive Clock edge.
<del>CS</del>	Input	Chip Select: $\overline{\text{CS}}$ is considered part of the command code. $\overline{\text{CS}}$ is sampled at the positive Clock edge.
CA0 – CA9	Input	<b>Command/Address Inputs:</b> Uni-directional command/address bus inputs. Provide the command and address inputs according to the command truth table. CA is considered part of the command code.
X16: DM[1:0] X32: DM[3:0]	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input-only, the DM loading matched the DQ and DQS (or $\overline{DQS}$ ). DM0 corresponds to the data on DQ0-DQ7, DM1 corresponds to the data on DQ8-DQ15, DM2 corresponds to the data on DQ16-DQ23, and DM3 corresponds to the data on DQ24-DQ31.
X16: DQ[15:0] X32: DQ[31:0]	Input/output	Data Bus: Bi-directional Input / Output data bus.
X16: DQS[1:0], DQS[1:0] X32: DQS[3:0], DQS[3:0]	Input/output	Data Strobe (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and Differential (DQS and $\overline{DQS}$ ). It is output with read data and input with write data. DQS is edge-aligned to read data, and centered with write data.  DQS0 & $\overline{DQS0}$ corresponds to the data on DQ0-DQ7, DQS1 & $\overline{DQS1}$ corresponds to the data on DQ8-DQ15, DQS2 & $\overline{DQS2}$ corresponds to the data on DQ16-DQ23, DQS3 & $\overline{DQS3}$ corresponds to the data on DQ24-DQ31.
NC	-	No Connect: No internal electrical connection is present.
ZQ	Input	Reference Pin for Output Drive Strength Calibration. External impedance (240-ohm): this signal is used to calibrate the device output impedance.
V <sub>DD1</sub>	Supply	Core Power Supply 1: Core power supply
V <sub>DD2</sub>	Supply	Core Power Supply 2: Core power supply
VDDQ	Supply	DQ Power Supply: Isolated on the die for improved noise immunity.
VDDCA	Supply	Input Receiver Power Supply: Power supply for CA0-9, CKE, CS, CK, and CK input buffers.
Vrefdq, Vrefca	Supply	Reference Voltage: VREFDQ is reference for DQ input buffers. VREFCA is reference for Command / Address input buffers.
Vss	Supply	Ground

NOTE 1: The signal may show up in a different symbol but it indicates to the same thing. e.g.,  $/CK = CK\# = \overline{CK} = CKb$ ,  $/DQS = DQS\# = \overline{DQS} = DQSb$ ,  $/CS = CS\# = \overline{CS} = CSb$ .



## **Simplified State Diagram**



Abbr.	Function	Abbr.	Function	Abbr.	Function
ACT	Active	PD	Enter Power Down	REF	Refresh
RD(A)	Read (w/ Autoprecharge)	PDX	Exit Power Down	SREF	Enter self refresh
WR(A)	Write (w/ Autoprecharge)	DPD	Enter Deep Power Down	SREFX	Exit self refresh
PR(A)	Precharge (All)	DPDX	Exit Deep Power Down		
MRW	Mode Register Write	BST	Burst Terminate		
MRR	Mode Register Read	RESET	Reset is achieved through MRW command		

NOTE1: For LPDDR2-S4 SDRAM in the idle state, all banks are precharged.

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

## **Preliminary**

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## **Absolute Maximum Ratings**

Symbol	Parameter	Min	Max	Units
$V_{DD1}$	Voltage on V <sub>DD1</sub> pin relative to Vss	-0.4	2.3	V
$V_{DD2}$	Voltage on V <sub>DD2</sub> pin relative to Vss	-0.4	1.6	V
$V_{DDCA}$	Voltage on V <sub>DDCA</sub> pin relative to Vss	-0.4	1.6	V
$V_{DDQ}$	Voltage on V <sub>DDQ</sub> pin relative to Vss	-0.4	1.6	V
Vin, Vout	Voltage on any pin relative to Vss	-0.4	1.6	V
Tstg	Storage Temperature (plastic)	-55	+125	°C

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For measurement conditions, refer to the JESD51-2 standard.
- 3. VDD2 and VDDQ / VDDCA must be within 200mV of each other at all times.
- 4. Voltage on any I/O may not exceed voltage on VDDQ; Voltage on any CA input may not exceed voltage on VDDCA.
- 5. VREF must always be less than all other supply voltages.
- 6. The voltage difference between any VSS pins may not exceed 100mV.



## **AC/DC Operating Conditions**

#### **DC Operating Conditions**

Symbol	Parameter	Min	Typical	Max	Unit	Notes			
Power Sup	ply								
$V_{DD1}$	Core Supply voltage 1	1.70	1.80	1.95	V				
$V_{DD2}$	Core Supply voltage 2	1.14	1.20	1.30	V				
$V_{DDCA}$	Input Supply Voltage (Command / Address)	1.14	1.20	1.30	V				
$V_{DDQ}$	I/O Supply voltage (DQ)	1.14	1.20	1.30	٧				
Leakage cu	Leakage current								
Iı	Input leakage current $ \text{Any input } 0 \ \le \ V_{\text{IN}} \ \le \ V_{\text{DDQ}}  /  V_{\text{DDCA}}, $ All other pins not under test = 0V	-2	-	2	uA	1			
I <sub>VREF</sub>	$V_{REF}$ leakage current; $V_{REFDQ} = V_{DDQ}/2$ or $V_{REFCA} = V_{DDCA}/2$ (all other pins not under test = 0V)	-1	-	1	uA	1			

#### Notes:

1. The minimum limit requirement is for testing purposes. The leakage current on VREFCA and VREFDQ pins should be minimal.

Although DM is for input only, the DM leakage shall match the DQ and DQS, DQS output leakage specification.

#### **Temperature Range**

Symbol	Parameter / Condition	Min	Typical	Max	Unit	Notes
T <sub>CASE</sub>	Commercial	-25	-	+85	°C	
T <sub>CASE</sub>	Industrial	-40	-	+85		
T <sub>CASE</sub>	Automotive Grade 2	-40	-	+105	°C	

- 1. Operating temperature is the case surface temperature at the center of the top side of the device. For measurement conditions, refer to the JESD51-2 standard.
- Some applications require operation of LPDDR2 in the maximum temperature conditions in Extended Temperature Range between 85 °C and 105 °C case temperature. For LPDDR2 devices, some derating is necessary to operate in this range. See MR4.
- 3. Either the device case temperature rating or the temperature sensor ( See "Temperature Sensor") may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85 °C.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb-NT6TL128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



15



## **AC/DC Input Measurement Level**

## AC and DC Logic Levels for Single-Ended Signals

		LPDDR	R2 1066		
Symbol	Parameter	Min	Max	Unit	Notes
V <sub>IHCA(AC)</sub>	AC Input logic HIGH voltage	V <sub>REFCA</sub> + 220 mV	-	mV	1,3
V <sub>IHCA(DC)</sub>	DC Input logic HIGH voltage	V <sub>REFCA</sub> + 130 mV	V <sub>DDCA</sub>	mV	1
V <sub>ILCA(AC)</sub>	AC Input logic LOW voltage	-	V <sub>REFCA</sub> – 220 mV	mV	1,3
V <sub>ILCA(DC)</sub>	DC Input logic LOW voltage	V <sub>SS</sub>	V <sub>REFCA</sub> – 130 mV	mV	1
V <sub>REFCA(DC)</sub>	Reference voltage for CA and $\overline{\text{CS}}$ inputs	0.49 x V <sub>DDCA</sub>	0.51 x V <sub>DDCA</sub>	V	4,5
Data input	s (DQ & DM)				
$V_{IHDQ(AC)}$	AC Input logic HIGH voltage	V <sub>REFDQ</sub> + 220 mV	-	mV	2,3
$V_{\text{IHDQ(DC)}}$	DC Input logic HIGH voltage	V <sub>REFDQ</sub> + 130 mV	$V_{DDQ}$	mV	1
$V_{\text{ILDQ(AC)}}$	AC Input logic LOW voltage	-	V <sub>REFDQ</sub> – 220 mV	mV	2,3
$V_{ILDQ(DC)}$	DC Input logic LOW voltage	V <sub>SS</sub>	V <sub>REFDQ</sub> – 130 mV	mV	1
V <sub>REFDQ(DC)</sub>	Reference voltage for DQ and DM inputs	0.49 x V <sub>DDQ</sub>	0.51 x V <sub>DDQ</sub>	V	4,5
Clock ena	ble inputs (CKE)		·		
Symbol	Parameter	Min	Max	Unit	Notes
V <sub>IHCKE</sub> (AC)	CKE AC Input HIGH voltage	0.8 * V <sub>DDCA</sub>	-	V	3
VILCKE (AC)	CKE AC Input LOW voltage	-	0.2 * V <sub>DDCA</sub>	V	3

NOTE 1 For CA and  $\overline{\text{CS}}$  input only pins. Vref = VrefCA(DC).

NOTE 2 For DQ input only pins. Vref = VrefDQ(DC).

NOTE 3 See "Overshoot and Undershoot Specifications"

NOTE 4 The ac peak noise on VRefCA may not allow VRefCA to deviate from VRefCA(DC) by more than +/-1% VDDCA (for reference: approx. +/- 12 mV).


NOTE 5 For reference: approx. VDDCA/2 +/- 12 mV.

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### **VRFF** Tolerance

The DC tolerance limits and AC noise limits for the reference voltages  $V_{REFCA}$  and  $V_{REFDQ}$  are illustrated bellow. This figure shows a valid reference voltage  $V_{REF}(t)$  as a function of time. VDD is used in place of  $V_{DDCA}$  for  $V_{REFCA}$ , and  $V_{DDQ}$  for  $V_{REFDQ}$ .  $V_{REF(DC)}$  is the linear average of  $V_{REF}(t)$  over a very long period of time (e.g., 1 second) and is specified as a fraction of the linear average of  $V_{DDQ}$  or  $V_{DDCA}$ , also over a very long period of time (e.g., 1 second). This average must meet the MIN/MAX requirements. Additionally,  $V_{REF}(t)$  can temporarily deviate from  $V_{REF(DC)}$  by no more than  $\pm 1\%$  VDD.  $V_{REF}(t)$  cannot track noise on  $V_{DDQ}$  or  $V_{DDCA}$  if doing so would force  $V_{REF}$  outside these specifications.



V<sub>REF</sub> DC Tolerance and V<sub>REF</sub> AC Noise Limits

The voltage levels for setup and hold time measurements  $V_{IH(AC)}$ ,  $V_{IH(DC)}$ ,  $V_{IL(AC)}$ , and  $V_{IL(DC)}$  are dependent on  $V_{REF}$ .  $V_{REF}$  DC variations affect the absolute voltage a signal must reach to achieve a valid HIGH or LOW, as well as the time from which setup and hold times are measured. When  $V_{REF}$  is outside the specified levels, devices will function correctly with appropriate timing deratings as long as:


 V<sub>REF</sub> is maintained between 0.44 x V<sub>DDQ</sub> (or V<sub>DDCA</sub>) and 0.56 x V<sub>DDQ</sub> (or V<sub>DDCA</sub>), and the controller achieves the required single-ended AC and DC input levels from instantaneous V<sub>REF</sub>.

System timing and voltage budgets must account for  $V_{\text{REF}}$  deviations outside this range.

The setup/hold specification and derating values must include time and voltage associated with  $V_{REF}$  AC noise. Timing and voltage effects due to AC noise on VREF up to the specified limit ( $\pm 1\%$  VDD) are included in LPDDR2 timings and their associated deratings.



## Input Signal - LPDDR2-1066 Input Signal




LPDDR2 1066 Input Signal

- 1. Numbers reflect typical values.
- 2. For CA[9:0], CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CKE, VDD stands for VDDCA. For DQ, DM, DQS, and  $\overline{DQS}$ , VDD stands for VDDQ.



#### AC and DC Logic Levels for Differential Signals



#### **Differential AC and DC Input Levels**

Differential Inputs logical levels (CK, $\overline{CK} - V_{REF} = V_{REFCA(DC)}$ ; DQS, $\overline{DQS}$ : $V_{REF} = V_{REFDQ(DC)}$ )					
Symbol	Parameter	LPDDR	2 1066	Unit	
	rarameter	Min	Max	Onit	
$V_{\text{IHdiff(AC)}}$	Differential input voltage HIGH AC	2 x (V <sub>IH(AC)</sub> -V <sub>REF</sub> )	Note 3	V	
V <sub>ILdiff(AC)</sub>	Differential input voltage LOW AC	Note 3	2 x (V <sub>REF</sub> -V <sub>IL(AC)</sub> )	V	
$V_{IHdiff(DC)}$	Differential input voltage HIGH DC	2 x (V <sub>IH(DC)</sub> -V <sub>REF</sub> )	Note 3	V	
$V_{\text{ILdiff(DC)}}$	Differential input voltage LOW DC	Note 3	2 x (V <sub>REF</sub> -V <sub>IL(DC)</sub> )	V	

- 1. Used to define a differential signal slew-rate. For CK  $\overline{\text{CK}}$  use VIH/VIL(dc) of CA and VREFCA; for DQS  $\overline{\text{DQS}}$ , use VIH/VIL(dc) of DQs and VREFDQ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.
- 2. For CK and  $\overline{\text{CK}}$ , use  $V_{\text{IH/VIL(AC)}}$  of CA and  $V_{\text{REFCA}}$ ; for DQS and  $\overline{\text{DQS}}$ , use  $V_{\text{IH/VIL(AC)}}$  of DQ and  $V_{\text{REFDQ}}$ . If a reduced AC HIGH or AC LOW is used for a signal group, the reduced voltage level also applies.
- 3. These values are not defined, however the single-ended signals CK,  $\overline{\text{CK}}$ , DQS, and  $\overline{\text{DQS}}$  must be within the respective limits  $(V_{\text{IH}(DC)}\text{max}, V_{\text{IL}(DC)}\text{min})$  for single-ended signals and must comply with the specified limitations for overshoot and undershoot.

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

**Preliminary** 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$ Time Requirement before Ring back (t<sub>DVAC</sub>)


Slew Rate (V/ns)	$t_{DVAC}(ps)$ at $V_{IH}/V_{ILdiff(AC)} = 440 \text{ mV}$
(1,110)	Min
>4.0	175
4.0	170
3.0	167
2.0	163
1.8	162
1.6	161
1.4	159
1.2	155
1.0	150
<1.0	150



#### Single-Ended Requirements for Differential Signals

Each individual component of a differential signal (CK,  $\overline{CK}$ , DQS, and  $\overline{DQS}$ ) must also comply with certain requirements for single-ended signals. CK and  $\overline{CK}$  must meet  $V_{SEH(AC)}min/V_{SEL(AC)}max$  in every half cycle. DQS,  $\overline{DQS}$  must meet  $V_{SEH(AC)}min/V_{SEL(AC)}min/V_{SEL(AC)}max$  in every half cycle preceding and following a valid transition.

The applicable AC levels for CA and DQ differ by speed-bin.



Single-Ended Requirement for Differential Signals

Note that while CA and DQ signal requirements are referenced to VREF, the single-ended components of differential signals also have a requirement with respect to VDDQ/2 for DQS, and VDDCA/2 for CK. The transition of single-ended signals through the AC levels is used to measure setup time. For single-ended components of differential signals, the requirement to reach  $V_{SEL(AC)}$ max or  $V_{SEH(AC)}$ min has no bearing on timing; this requirement does, however, add a restriction on the common mode characteristics of these signals.

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA

## **Preliminary**



#### Single-Ended Levels for CK, CK, DQS, DQS


Symbol	Parameter	LPDDR2 1066		
	Parameter	Min	Max	Unit
V	Single-ended HIGH level for strobes	$(V_{DDQ}/2) + 0.22$	Note 3	V
V <sub>SEH(AC)</sub>	Single-ended HIGH level for CK, CK	$(V_{DDCA}/2) + 0.22$	Note 3	V
W	Single-ended LOW level for strobes	Note 3	(V <sub>DDQ</sub> /2) - 0.22	V
V <sub>SEL(AC)</sub>	Single-ended LOW level for CK, CK	Note 3	(V <sub>DDCA</sub> /2) - 0.22	V

- 1. For CK and  $\overline{\text{CK}}$ , use VSEH/VSEL(AC) of CA; for strobes (DQS[3:0] and  $\overline{\text{DQS}}$ [3:0]) use VIH/VIL(AC) of DQ.
- 2. VIH(AC) and VIL(AC) for DQ are based on VREFDQ; VSEH(AC) and VSEL(AC) for CA are based on VREFCA. If a reduced AC HIGH or AC LOW is used for a signal group, the reduced level applies.
- 3. These values are not defined, however the single-ended signals CK,  $\overline{\text{CK}}$ , DQS0,  $\overline{\text{DQS0}}$ , DQS1,  $\overline{\text{DQS1}}$ , DQS2,  $\overline{\text{DQS2}}$ , DQS3,  $\overline{\text{DQS3}}$  must be within the respective limits (VIH(DC)max, VIL(DC)min) for single-ended signals, and must comply with the specified limitations for overshoot and undershoot.



#### **Differential input Cross-Point Voltage**

To ensure tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross-point voltage of differential input signals (CK,  $\overline{CK}$ , DQS, and  $\overline{DQS}$ ) must meet the specifications bellow. The differential input cross-point voltage ( $V_{IX}$ ) is measured from the actual cross point of true and complement signals to the midlevel between VDD and Vss.



#### Cross-Point Voltage for Differential Input Signals (CK, CK, DQS, DQS)

Symbol	nbol Parameter		2 1066	Unit
Symbol	r arameter	Min	Max	Oilit
V <sub>IXCA(AC)</sub>	Differential input cross-point voltage relative to VDDCA/2 for CK and $\overline{\text{CK}}$	-120	+120	mV
V <sub>IXDQ(AC)</sub>	Differential input cross-point voltage relative to VDDQ/2 for DQS and DQS	-120	+120	mV

- 1. The typical value of Vix(AC) is expected to be about  $0.5 \times Vdd$  of the transmitting device, and it is expected to track variations in Vdd. Vix(AC) indicates the voltage at which differential input signals must cross.
- 2. For CK and  $\overline{CK}$ , VREF = VREFCA(DC). For DQS and  $\overline{DQS}$ , VREF = VREFDQ(DC).



## Slew Rate Definitions for Single-Ended Input Signals


Refer to single-ended slew rate definition for address, command and data signals respectively.

#### **Slew Rate Definitions for Differential Input Signals**

Deparintion	Defined by	Measi	ured	
Description	Defined by	From	То	
Differential input slew rate for rising edge (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$ )	$[VIHdiffmin-VILdiffmax]/\Delta TRdiff$	VILdiffmax	VIHdiffmin	
Differential input slew rate for falling edge (CK, $\overline{\text{CK}}$ and DQS, $\overline{\text{DQS}}$ )	[VIHdiffmin $-$ VILdiffmax] $/$ $\Delta$ TFdiff	VIHdiffmin	VILdiffmax	

#### Notes:

1. The differential signals (CK,  $\overline{\text{CK}}$  and DQS,  $\overline{\text{DQS}}$ ) must be linear between these thresholds.



Differential Input Slew Rate Definition for CK,  $\overline{\text{CK}}$ , DQS and  $\overline{\text{DQS}}$ 



## **AC/DC Output Measurement Level**

## Single-Ended AC and DC Output Levels

Symbol	Parameter		LPDDR2 1066	Unit	Notes
VOH(AC)	AC output HIGH measurement level (for output slew rate)		VREF + 0.12	V	
VOL(AC)	AC output LOW measurement level (for output slew rate)	VREF – 0.12	V		
VOH(DC)	DC output HIGH measurement level (for I-V curve linearity	0.9 x VDDQ	V	1	
Vol(DC)	DC output LOW measurement level (for I-V curve linearity)		0.1 x VDDQ	V	2
	Output leakage current (DQ, DM, DQS, DQS)	Min	-5	uA	
loz	(DQ, DQS, $\overline{DQS}$ are disabled; $0V \le VOUT \le VDDQ$ )		5	uA	
NANA municipal	Delta output impedance between pull-up and pull-down		-15	%	
MMpupd	for DQ/DM	Max	15	%	

#### Notes:

1. I<sub>OH</sub> = -0.1mA

2. I<sub>OL</sub> = 0.1mA

## **Differential AC and DC Output Levels**

Symbol	Parameter	LPDDR2 1066	Unit	Notes
VOHdiff(AC)	AC differential output HIGH measurement level (for output SR)	+ 0.20 x VDDQ	V	1
VOLdiff(AC)	AC differential output LOW measurement level (for output SR)	- 0.20 x VDDQ	V	2

#### Notes:

1.  $I_{OH} = -0.1 \text{mA}$ 

2.  $I_{OL} = 0.1 mA$ 



#### **Single Ended Output Slew Rate**


With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC) for single ended signals as shown below.

#### **Single-Ended Output Slew Rate Definition**

Defined by	Measured		
Defined by	From	То	
[VOH(AC) - VOL(AC)] / $\Delta$ TRSE	VOL(AC)	VOH(AC)	
[VOH(AC) - VOL(AC)] / $\Delta$ TFSE	VOH(AC)	VOL(AC)	
		Defined by   From	

Notes:

Output slew rate is verified by design and characterization, and may not be subject to production testing.



**Single-Ended Output Slew Rate Definition** 

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA

## **Preliminary**



#### **Single-Ended Output Slew Rate**

Symbol	Parameter	LPDDR2 1066		Unit
Cymbol	raiailletei		Max	Oille
SRQse	Single-ended output slew rate (output impedance = $40 \Omega \pm 30\%$ )	1.5	3.5	V/ns
SRQse	Single-ended output slew rate (output impedance = $60 \Omega \pm 30\%$ )	1.0	2.5	V/ns
	Output slew-rate-matching ratio (pull-up to pull-down)	0.7	1.4	

#### Definitions:

SR = slew rate, Q = query output (similar to DQ = data-in, query-output), se = single-ended signals

NOTE 1 Measured with output reference load.

NOTE 2 The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

NOTE 3 The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).

NOTE 4 Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.




#### **Differential Output Slew Rate**

With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between  $V_{Oldiff(AC)}$  and  $V_{Ohdiff(AC)}$  for differential signals as shown below.

#### **Differential Output Slew Rate Definition**

Description	Defined by	Meas	sured
Description	Defined by	From	То
Differential output slew rate for rising edge	$[VOHdiff(AC) - VOLdiff(AC)] \ / \ \Delta  TRdiff$	VOLdiff(AC)	VOHdiff(AC)
Differential output slew rate for falling edge	$[VOHdiff(AC) - VOLdiff(AC)]  / \   \Delta  TFdiff$	VOHdiff(AC)	VOLdiff(AC)

Note: Output slew rate is verified by design and characterization, and may not be subject to production testing.



**Differential Output Slew Rate Definition** 

#### **Differential Output Slew Rate**

Symbol	pol Parameter	LPDD	R2 1066	Unit
Gyillboi		Min	Max	Oille
SRQdiff	Differential output slew rate (output impedance = $40 \Omega \pm 30\%$ )	3.0	7.0	V/ns
SRQdiff	Differential output slew rate (output impedance = $60 \Omega \pm 30\%$ )	2.0	5.0	V/ns

#### Definitions:

SR = slew rate, Q = query output (similar to DQ = data-in, query-output), diff = differential signals

NOTE 1 Measured with output reference load.

NOTE 2 The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).

NOTE 3 Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic-high and 1/2 of DQ signals per data byte driving logic-low.




## **AC Overshoot/Undershoot Specification**

Parameter		1066	Unit
Maximum peak amplitude provided for overshoot area	Max	0.35	V
Maximum peak amplitude provided for undershoot area	Max	0.35	V
Maximum area above VDD	Max	0.15	V-ns
Maximum area below VSS	Max	0.15	V-ns

#### Notes:

- 1. VDD stands for VDDCA for CA[9:0], CK,  $\overline{\text{CK}}$ ,  $\overline{\text{CS}}$ , and CKE. VDD stands for VDDQ for DQ, DM, DQS, and  $\overline{\text{DQS}}$ .
- 2. Values are referenced from actual VDDQ and VDDCA levels.



**Overshoot and Undershoot Definition** 

#### Notes:


1. VDD stands for VDDCA for CA[9:0], CK,  $\overline{\text{CK}}$ ,  $\overline{\text{CS}}$ , and CKE. VDD stands for VDDQ for DQ, DM, DQS, and  $\overline{\text{DQS}}$ .





#### **HSUL\_12 Driver Output Timing Reference Load**

The timing reference loads are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally with one or more coaxial transmission lines terminated at the tester electronics.



**HSUL 12 Driver Output Reference Load for Timing and Slew Rate** 


#### Notes:

All output timing parameter values (tDQSCK, tDQSQ, tQHS, tHZ, tRPRE etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

#### **Output Driver Impedance Definition**

The output driver impedance is selected by a mode register during initialization. The selected value is able to maintain the tight tolerances specified if proper ZQ calibration is performed. Output specifications refer to the default output driver unless specifically stated otherwise. A functional representation of the output buffer is shown in below. The output driver impedance RON is defined by the value of the external reference resistor RZQ as follows:

$$RONPU = \frac{VDDQ - Vout}{ABS \ (Iout)}$$
 when RONPD is turned off  $RONPD = \frac{Vout}{ABS \ (Iout)}$  when RONPU is turned off



**Output Driver: Definition of Voltages and Currents** 

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA

## **Preliminary**



## **Input / Output Capacitance**

TOPER; VDDQ = 1.14-1.3V; VDDCA = 1.14-1.3V; VDD1 = 1.7-1.95V

Symbol	Parameter	LPDDR	Unit	
Symbol	Parameter	Min	Max	Onit
0	Input capacitance :	0.5	2	pF
C <sub>CK</sub>	CK, CK	0.5	2	рг
0	Input capacitance delta :	0	0.2	~F
$C_{DCK}$	ск, ск	0		pF
0	Input capacitance:	0.5	2	~F
Cı	all other input-only pins	0.5		pF
	Input capacitance delta:	-0.4	0.4	~F
C <sub>DI</sub>	all other input-only pins	-0.4		pF
0	Input/output capacitance :	1.25	2.5	~F
$C_{IO}$	DQ, DQS, <del>DQS</del> , DM	1.25	2.5	pF
C <sub>DDQS</sub>	Input/output capacitance delta : DQS, DQS	0	0.25	pF
C <sub>DIO</sub>	Input/output capacitance delta : DQ, DM	-0.5	0.5	pF
$C_{ZQ}$	Input/output capacitance : ZQ	0	2.5	pF

- 1. This parameter applies to die devices only (does not include package capacitance).
- 2. This parameter is not subject to production testing. It is verified by design and characterization. The capacitance is measured according to JEP147 (procedure for measuring input capacitance using a vector network analyzer), with VDD1, VDD2, VDDQ, VSS applied; all other pins are left floating.
- 3. Absolute value of CCK  $\overline{\text{CCK}}$ .
- 4. CI applies to  $\overline{\text{CS}}$ , CKE, and CA[9:0].
- 5. CDI = CI  $0.5 \times (CCK + \overline{CCK})$
- 6. DM loading matches DQ and DQS.
- 7. MR3 I/O configuration DS OP[3:0] = 0001B (34.3 ohm typical)
- 8. Absolute value of CDQS and CDQS.
- 9. CDIO = CIO  $0.5 \times (CDQS + \overline{CDQS})$  in byte-lane.
- 10. Maximum external load capacitance on ZQ pin, including packaging, board, pin, resistor, and other LPDDR2 devices: 5pf.



## **IDD Specification Parameters and Test Conditions**

#### **IDD Measurement Conditions**

The following definitions and conditions are used in the IDD measurement tables unless stated otherwise:

LOW: V<sub>IN</sub> ≤ V<sub>IL(DC)</sub>max
 HIGH: V<sub>IN</sub> ≥ V<sub>IH(DC)</sub>min

• STABLE: Inputs are stable at a HIGH or LOW level

• SWITCHING: See Tables bellow

#### **Switching for CA Input Signal**

	CK (Rising) /	CK (Falling) /						
	CK(Falling)	CK(Rising)	CK(Falling)	CK(Rising)	CK(Falling)	CK(Rising)	CK(Falling)	CK(Rising)
Cycle	N		N+1		N+2		N+3	
CS	HIGH		HIGH		HIGH		HIGH	
CA0	Н	L	L	L	L	Н	Н	Н
CA1	Н	Н	Н	L	L	L	L	Н
CA2	Н	L	L	L	L	Н	Н	Н
CA3	Н	Н	Н	L	L	L	L	Н
CA4	Н	L	L	L	L	Н	Н	Н
CA5	Н	Н	Н	L	L	L	L	Н
CA6	Н	L	L	L	L	Н	Н	Н
CA7	Н	Н	Н	L	L	L	L	Н
CA8	Н	L	L	L	L	Н	Н	Н
CA9	Н	Н	Н	L	L	L	L	Н

- 1. CS must always be driven HIGH.
- 2. For each clock cycle, 50% of the CA bus is changing between HIGH and LOW.
- 3. The noted pattern (N, N + 1, N + 2, N + 3...) is used continuously during IDD measurement for IDD values that require switching on the CA bus.

## **Preliminary**



#### **IDD Measurement Conditions (Continued)**

#### **Switching for IDD4R**

Clock	CKE	<u>cs</u>	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	Н	L	N	Read_Rising	HLH	LHLHLHL	L
Falling	Н	L	N	Read_Falling	LLL	LLLLLLL	L
Rising	Н	Н	N+1	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N+1	NOP	HLH	HLHLLHL	L
Rising	Н	L	N+2	Read_Rising	HLH	HLHLLHL	Н
Falling	Н	L	N+2	Read_Falling	LLL	ннннннн	Н
Rising	Н	Н	N+3	NOP	LLL	ннннннн	Н
Falling	Н	Н	N+3	NOP	HLH	LHLHLHL	L

#### Notes:

- 1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
- 2. The noted pattern (N, N + 1...) is used continuously during IDD measurement for IDD4R.

#### Switching for IDD4W

Clock	CKE	<u>cs</u>	Clock Cycle Number	Command	CA[2:0]	CA[9:3]	All DQ
Rising	Н	L	N	Write_Rising	HLL	LHLHLHL	L
Falling	Н	L	N	Write_Falling	LLL	LLLLLLL	L
Rising	Н	Н	N+1	NOP	LLL	LLLLLLL	Н
Falling	Н	Н	N+1	NOP	HLH	HLHLLHL	L
Rising	Н	L	N+2	Write_Rising	HLL	HLHLLHL	Н
Falling	Н	L	N+2	Write_Falling	LLL	ннннннн	Н
Rising	Н	Н	N+3	NOP	LLL	ннннннн	Н
Falling	Н	Н	N+3	NOP	HLH	LHLHLHL	L

- 1. Data strobe (DQS) is changing between HIGH and LOW with every clock cycle.
- 2. Data masking (DM) must always be driven LOW.
- 3. The noted pattern (N, N + 1...) is used continuously during IDD measurement for IDD4W  $\,$



## **IDD Specifications**

#### LPDDR2 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current: tCK = tCK(avg)min; tRC = tRCmin;	IDD01	VDD1	1
CKE is HIGH; CS is HIGH between valid commands;	IDD02	VDD2	1
CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD0in	VDDCA,VDDQ	1,4
Idle power-down standby current: tCK = tCK(avg)min;	IDD2P1	VDD1	1
CKE is LOW;  CS is HIGH;	IDD2P2	VDD2	1
All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2P,in	VDDCA,VDDQ	1,4
Idle power-down standby current with clock stop:  CK =LOW, CK =HIGH;	IDD2PS1	VDD1	1
CKE is LOW; CS is HIGH;	IDD2PS2	VDD2	1
All banks/RBs idle; CA bus inputs are STABLE; Data bus inputs are STABLE	IDD2PS,in	VDDCA,VDDQ	1,4
Idle non power-down standby current: tCK = tCK(avg)min;	IDD2N1	VDD1	1
CKE is HIGH; CS is HIGH;	IDD2N2	VDD2	1
All banks/RBs idle; CA bus inputs are SWITCHING; Data bus inputs are STABLE	IDD2N,in	VDDCA,VDDQ	1,4
Idle non power-down standby current with clock stop:  CK =LOW, CK =HIGH;	IDD2NS1	VDD1	1
CKE is HIGH;  CS is HIGH;	IDD2NS2	VDD2	1
II banks/RBs idle; A bus inputs are STABLE; ata bus inputs are STABLE	IDD2NSIN	VDDCA,VDDQ	1
Active power-down standby current: tCK = tCK(avg)min;	IDD3P1	VDD1	1
CKE is LOW; CS is HIGH;	IDD3P2	VDD2	1

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb-NT6TL128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



			ı
One bank/RB active;			
CA bus inputs are SWITCHING;	IDD3P,in	VDDCA,VDDQ	1,4
Data bus inputs are STABLE			
Active power-down standby current with clock stop:	IDD3PS1	VDD1	1
CK=LOW, CK =HIGH;	ו פאנטטו	וטטיי	1
CKE is LOW;			
CS is HIGH;	IDD3PSS2	VDD2	1
One bank/RB active;			
CA bus inputs are STABLE;	IDD3PS,in	VDDCA,VDDQ	1,4
Data bus inputs are STABLE	,	- ,	·
Active non power-down standby current:			
tCK = tCK(avg)min;	IDD3N1	VDD1	1
CKE is HIGH;			
তিS is HIGH;	IDD3N2	VDD2	1
One bank/RB active;			
CA bus inputs are SWITCHING;	IDD3N,in	VDDCA,VDDQ	1,4
Data bus inputs are STABLE	100014,111	VDDOA, VDDQ	1,7
Active non power-down standby current with clock stop:			
	IDD3NS1	VDD1	1
CK=LOW, CK =HIGH;			
CKE is HIGH;	IDD3NS2	VDD2	1
CS is HIGH;			
One bank/RB active;			
CA bus inputs are STABLE;	IDD3NS,in	VDDCA,VDDQ	1,4
Data bus inputs are STABLE			
Operating burst read current:			
tCK = tCK(avg)min;	IDD4R1	VDD1	1
CS is HIGH between valid commands;			
One bank/RB active;	IDD4R2	VDD2	1
BL = 4; RL = RLmin;			
CA bus inputs are SWITCHING;	100.10.1	\/5504	_
50% data change each burst transf	IDD4R,in	VDDCA	1
Operating burst write current:			
tCK = tCK(avg)min;	IDD4W1	VDD1	1
CS is HIGH between valid commands;			
One bank/RB active;	IDD4W2	VDD2	1
BL = 4; WL = WLmin;		, 222	·
CA bus inputs are SWITCHING;			
50% data change each burst transfer	IDD4W,in	VDDCA,VDDQ	1,4
All Bank Refresh Burst current:			
	IDD51	VDD1	1
tCK = tCK(avg)min; CKE is HIGH between valid commands;			
	IDD52	VDD2	1
tRC = tRFCabmin;	וטטטב	V DDZ	'
Burst refresh;			
CA bus inputs are SWITCHING;	IDD5IN	VDDCA,VDDQ	1,4
Data bus inputs are STABLE;			
All Bank Refresh Average current:	155-157		1 .
tCK = tCK(avg)min;	IDD5AB1	VDD1	1

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGB-NT6TI 128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



CKE is HIGH between valid commands; tRC = tREFI;	IDD5AB2	VDD2	1
CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5AB,in	VDDCA,VDDQ	1,4
Per Bank Refresh Average current: tCK = tCK(avg)min;	IDD5PB1	VDD1	1,6
CKE is HIGH between valid commands; tRC = tREFI/8;	IDD5PB2	VDD2	1,6
CA bus inputs are SWITCHING; Data bus inputs are STABLE;	IDD5PB,in	VDDCA,VDDQ	1,4,6



## **IDD Specifications (Continued)**

#### LPDDR2 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
Self refresh current (Standard Temperature Range):  CK=LOW, CK =HIGH;	IDD61	VDD1	1,7
CKE is LOW; CA bus inputs are STABLE;	IDD62	VDD2	1,7
Data bus inputs are STABLE;  Maximum 1x Self-Refresh Rate;	IDD6IN	VDDCA,VDDQ	1,4,7
Self refresh current (Extended Temperature Range):	IDD6ET1	VDD1	7,8
CK=LOW, CK =HIGH; CKE is LOW;	IDD6ET2	VDD2	7,8
CA bus inputs are STABLE;  Data bus inputs are STABLE;	IDD6ET,in	VDDCA,VDDQ	4,7,8

#### Notes:

- 1. Published IDD values are the maximum of the distribution of the arithmetic mean and are measured at 85°C.
- 2. IDD current specifications are tested after the device is properly initialized.
- 3. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the extended temperature range.
- 4. Measured currents are the summation of VDDQ and VDDCA.
- 5. Guaranteed by design with output load of 5pf and RON = 400hm.
- 6. Per Bank Refresh only applicable for LPDDR2-S4 devices of 1Gb or higher densities
- 7. This is the general definition that applies to full-array SELF REFRESH.
- 8. IDD6ET is typical values.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb:NT6TL128M32BA, NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## IDD Specifications and Measurement Conditions VDD2/VDDQ/VDDCA = 1.14~1.30V; VDD1 = 1.70~1.95V

Symbol		O	1066		
Syn	IOUI	Supply	SDP	DDP	Unit
	I <sub>DD01</sub>	$V_{DD1}$	15	30	
IDD0	I <sub>DD02</sub>	$V_{DD2}$	70	140	mA
	I <sub>DD0IN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	10	20	
	I <sub>DD2P1</sub>	$V_{DD1}$	600	1200	
IDD2P	I <sub>DD2P2</sub>	$V_{DD2}$	800	1600	uA
	I <sub>DD2PIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240	
	I <sub>DD2PS1</sub>	$V_{DD1}$	600	1200	
IDD2PS	I <sub>DD2PS2</sub>	$V_{DD2}$	800	1600	uA
	I <sub>DD2PSIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240	
	I <sub>DD2N1</sub>	$V_{DD1}$	2	4	
IDD2N	I <sub>DD2N2</sub>	$V_{DD2}$	20	40	mA
	I <sub>DD2NIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	10	20	
	I <sub>DD2NS1</sub>	$V_{DD1}$	1.7	3.4	
IDD2NS	I <sub>DD2NS2</sub>	$V_{DD2}$	10	20	mA
	I <sub>DD2NSIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	6	12	
	I <sub>DD3P1</sub>	$V_{DD1}$	1000	2000	uA
IDD3P	I <sub>DD3P2</sub>	$V_{DD2}$	7.5	15	mA
	I <sub>DD3PIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	150	300	uA
	I <sub>DD3PS1</sub>	$V_{DD1}$	1200	2400	uA
IDD3PS	I <sub>DD3PS2</sub>	$V_{DD2}$	7.5	15	mA
	I <sub>DD3PSIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	150	300	uA
	I <sub>DD3N1</sub>	$V_{DD1}$	2	4	
IDD3N	I <sub>DD3N2</sub>	$V_{DD2}$	25	50	mA
	I <sub>DD3NIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	10	20	
	I <sub>DD3N1</sub>	$V_{DD1}$	2	4	
IDD3NS	I <sub>DD3N2</sub>	$V_{DD2}$	20	40	mA
	I <sub>DD3SIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	6	12	
	I <sub>DD4R1</sub>	$V_{DD1}$	3	6	
IDD4R	I <sub>DD4R2</sub>	$V_{DD2}$	250	500	mA
	I <sub>DD4RIN</sub>	$V_{DDCA}$	10	20	

Continue to next page

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGh: NT6TL128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



C	.h.al	C. mmh.	10	66	Unit	
Symbol		Supply		DDP	Offic	
	I <sub>DD4W1</sub>	$V_{DD1}$	3	6		
IDD4W	I <sub>DD4W2</sub>	$V_{DD2}$	250	500	mA	
	I <sub>DD4WIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	35	70		
	I <sub>DD51</sub>	$V_{DD1}$	20	40		
IDD5	I <sub>DD52</sub>	$V_{DD2}$	150	300	mA	
	I <sub>DD5IN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	10	20		
	I <sub>DD5AB1</sub>	$V_{DD1}$	5	10	mA	
IDD5AB	I <sub>DD5AB2</sub>	$V_{DD2}$	25	50		
	I <sub>DD5ABIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	10	20		
	I <sub>DD5PB1</sub>	$V_{DD1}$	5	10		
IDD5PB	I <sub>DD5PB2</sub>	$V_{DD2}$	25	50	mA	
	I <sub>DD5PBIN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	10	20		
	I <sub>DD61</sub>	$V_{DD1}$	1000	2000		
IDD6	I <sub>DD62</sub>	$V_{DD2}$	4000	8000	uA	
	I <sub>DD6IN</sub>	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240		

Continue to next page

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb:NT6TL128M32BA, NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## IDD Specifications and Measurement Conditions VDD2/VDDQ/VDDCA = 1.14~1.30V; VDD1 = 1.70~1.95V

IDD6 Partial Array Self-refresh current;

DACD	Supply	10	66	11:4
PASR		SDP	DDP	Unit
	$V_{DD1}$	1000	2000	
Full Array	$V_{DD2}$	4000	8000	
	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240	
	$V_{DD1}$	950	1900	uA
1/2 Array	$V_{DD2}$	2300	4600	
	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240	
	$V_{DD1}$	900	1800	
1/4 Array	$V_{DD2}$	1500	3000	
•	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240	
1/8 Array	$V_{DD1}$	850	1700	
	$V_{DD2}$	1060	2120	
	V <sub>DDCA</sub> + V <sub>DDQ</sub>	120	240	

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## **Electrical Characteristic and AC Timing**


## **Clock Specification**

The specified clock jitter is a random jitter with Gaussian distribution. Input clocks violating minimum or maximum values may result in device malfunction.

#### **Definitions and Calculations**

Definitions and C			
Symbol	Description	Calculation	Notes
	The average clock period across any consecutive 200-cycle window. Each clock period is calculated from rising clock edge to rising clock edge.		
tCK(avg) and nCK	Unit <i>tCK(avg)</i> represents the actual clock average <i>tCK(avg)</i> of the input clock under operation. Unit <i>n</i> CK represents one clock cycle of the input clock, counting from actual clock edge to actual clock edge.	$tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right)/N$ where $N = 200$	
	tCK(avg) can change no more than ±1% within a 100-clock-cycle window, provided that all jitter and timing specifications are met.		
tCK(abs)	The absolute clock period, as measured from one rising clock edge to the next consecutive rising clock edge.		
tCH(avg)	The average HIGH pulse width, as calculated across any 200 consecutive HIGH pulses.	$tCH(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / (N \times tCK(avg))$ $where \qquad N = 200$	
tCL(avg)	The average LOW pulse width, as calculated across any 200 consecutive LOW pulses.	$tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / (N \times tCK(avg))$ $where \qquad N = 200$	
tJIT(per)	The single-period jitter defined as the largest deviation of any signal tCK from tCK(avg).	$^{t}$ JIT(per) = min/max of $\left[^{t}CK_{i} - ^{t}CK(avg)\right]$ Where $i = 1$ to 200	
tJIT(per),act	The actual clock jitter for a given system.		
tJIT(per),allowed	The specified clock period jitter allowance.		
ыIT(cc)	The absolute difference in clock periods between two consecutive clock cycles. <i>tJIT(cc)</i> defines the cycle-to-cycle jitter.	$^{t}$ JIT(cc) = max of $\left(^{t}CK_{i+1} - ^{t}CK_{i}\right)$	

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM







Symbol	Description	Calculation	Notes
ιERR(nper)	The cumulative error across <i>n</i> multiple consecutive cycles from <i>tCK(avg)</i> .	$^{t}ERR(nper) = \left(\sum_{j=i}^{i+n-1} {}^{t}CK_{j}\right) - (n \times {}^{t}CK(avg))$	
tERR(nper),act	The actual cumulative error over <i>n</i> cycles for a given system.		
tERR(nper),allowed	The specified cumulative error allowance over <i>n</i> cycles.		
ιERR(nper),min	The minimum tERR(nper).	<sup>†</sup> ERR(nper),min = (1 + 0.68LN(n)) × <sup>†</sup> JIT(per),min	
tERR(nper),max	The maximum tERR(nper).	<sup>†</sup> ERR(nper), max = (1 + 0.68LN(n)) × <sup>†</sup> JIT(per), max	
tJIT(duty)	Defined with tCH jitter and tCL jitter. tCH jitter is the largest deviation of any single tCH from tCH(avg). tCL jitter is the largest deviation of any single tCL from tCL(avg).	$^{t}$ JIT(duty) = min/max of $[^{t}$ JIT(CH), $^{t}$ JIT(CL)] Where: $^{t}$ JIT(CH) = $[^{t}$ CH $_{i}$ – $^{t}$ CH(avg) where $i$ = 1 to 200] $^{t}$ JIT(CL) = $[^{t}$ CH $_{i}$ – $^{t}$ CH(avg) where $i$ = 1 to 200]	

## Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however, it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

Symbol	Parameter	Minimum	Unit
tCK(abs)	Absolute clock period	tCK(avg),min + tJIT(per),min	ps
tCH(abs)	Absolute clock HIGH pulse width	tCH(avg),min + tJIT(duty),min/tCK(avg)min	tCK(avg)
tCL(abs)	Absolute clock LOW pulse width	tCL(avg),min+tJIT(duty),min/tCK(avg)min	tCK(avg)

#### Notes:

- 1. tCK(avg), min is expressed in ps for this table.
- 2. tJIT(duty), min is a negative value.

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### **Period Clock Jitter**

LPDDR2 devices can tolerate some clock period jitter without core timing parameter derating. This section describes device timing requirements with clock period jitter (tJIT(per)) in excess of the values found in the AC timing table. Calculating cycle time derating and clock cycle derating are also described.

### **Clock Period Jitter Effects on Core Timing Parameters**

Core timing parameters (tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW) extend across multiple clock cycles. Period clock jitter impacts these parameters when measured in numbers of clock cycles. Within the specification limits, the device is characterized and verified to support tnPARAM = RU[tPARAM / tCK(avg)]. During device operation where clock jitter is outside specification limits, the number of clocks or tCK(avg), may need to be increased based on the values for each core timing parameter.

#### **Cycle Time Derating for Core Timing Parameters**

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM), act) in excess of the allowed cumulative period error (tERR(tnPARAM), allowed), the equation below calculates the amount of cycle time de-rating(in ns) required if the equation results in a positive value for a core timing parameter(tCORE). A cycle time de-rating analysis should be conducted for each core timing parameter. The amount of cycle time de-rating required is the maximum of the cycle time de-rating determined for each individual core timing parameter.

$$CycleTimeDerating = MAX \left\{ \left( \frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tnPARAM} - tCK(avg) \right), 0 \right\}$$

#### **Clock Cycle Derating for Core Timing Parameters**

For each core timing parameter and a given number of clocks (tnPARAM), clock cycle derating should be specified with tJIT(per). For a given number of clocks (tnPARAM), for each core parameter, average clock period(tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter (tCORE), A clock cycle de-rating analysis should be conducted for each core timing parameter.

$$ClockCycleDerating = RU \left\{ \frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)} \right\} - tnPARAM$$

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### **Clock Jitter Effects on Command/Address Timing Parameters**

Command/address timing parameters (tIS, tIH, tISCKE, tIHCKE, tISb, tIHb, tISCKEb, tIHCKEb) are measured from a command/address signal (CKE, CS, or CA[9:0]) transition edge to its respective clock signal (CK,  $\overline{CK}$ ) crossing. The specification values are not affected by the tJIT(per) applied, as the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

#### **Clock Jitter Effects on READ Timing Parameters**

#### **tRPRE**

When the device is operated with input clock jitter, tRPRE must be derated by the actual period jitter(tJIT(per),act,max) of the input clock that exceeds the allowed period jitter(tJIT(per),allowed,max.). Output de-ratings are relative to the input clock.

$$tRPRE(min, derated) = 0.9 - \left(\frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}\right)$$

For example,

if the measured jitter into a LPDDR2-800 device has tCK(avg) = 2500ps, tJIT(per),act,min = -172ps, and JIT(per),act,max = +193ps,

then tRPRE,min, derated = 0.9 - (tJIT(per), act,max - tJIT(per),

allowed,max)/tCK(avg) = 0.9 - (193 - 100)/2500 = 0.8628 tCK(avg).

## tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal transition (DMn or DQm, where: n = 0, 1, 2, or 3; and m = DQ[31:0]), and specified timings must be met with respect to that clock edge. Therefore, they are not affected by tJIT(per).

#### tQSH, tQSL

These parameters are affected by duty cycle jitter, represented by tCH(abs)min and tCL(abs)min. Therefore tQSH(abs)min and tQSL(abs)min can be specified with tCH(abs)min and tCL(abs)min. tQSH(abs)min = tCH(abs)min - 0.05, tQSL(abs)min = tCL(abs)min - 0.05. These parameters determine the absolute data-valid window at the device pin. The absolute minimum data-valid window @ the device pin = min [(tQSH(abs)min × tCK(avg)min - tDQSQmax - tQHSmax), (tQSL(abs)min × tCK(avg)min - tDQSQmax - tQHSmax)]. This minimum data-valid window must be met at the target frequency regardless of clock jitter.

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGBINITATI 128M12BA NITETI 256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### **tRPST**

tRPST is affected by duty cycle jitter, represented by tCL(abs). Therefore, tRPST(abs)min can be specified by tCL(abs)min. tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min.

## **Clock Jitter Effects on WRITE Timing Parameters**

### tDS, tDH

These parameters are measured from a data signal (DMn or DQm, where n = 0, 1, 2, 3; and m = DQ[31:0]) transition edge to its respective data strobe signal (DQSn,  $\overline{DQS}n = 0,1,2,3$ ) crossing. The specification values are not affected by the amount of tJIT(per) applied, as the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

#### tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx,  $\overline{DQSx}$ ) crossing to its respective clock signal (CK,  $\overline{CK}$ ) crossing. The specification values are not affected by the amount of tJIT(per)) applied, as the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.



## **REFRESH Requirements by Device Density**

## **LPDDR2-S4 Refresh Requirement Parameters**

Symbol	Parameter	4Gb (SDP)	8Gb (DDP)	Unit
	Number of banks	8	3	
tREFW	Refresh window: TCASE ≤ 85°C	3	2	ms
tREFW	Refresh window: 85°C <tcase 105°c<="" td="" ≤=""><td>8</td><td>3</td><td>ms</td></tcase>	8	3	ms
R	Required number of REFRESH commands (MIN)	8192	8192	
tREFI	Average time between REFRESH commands	3.9	3.9	us
tREFIpb	TCASE ≤ 85°C	0.4875	0.4875	us
tREFI	Average time between REFRESH commands	0.975	0.975	us
tREFIpb	85°C <tcase 105°c<="" td="" ≤=""><td>0.121875</td><td>0.121875</td><td>us</td></tcase>	0.121875	0.121875	us
tRFCab	Refresh cycle time	130	130	ns
tRFCpb	Per-bank REFRESH cycle time	60	60	ns
tREFBW	Burst REFRESH window = 4 × 8 × tRFCab	4.16	4.16	us

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb:NT6TL128M32BA, NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## **Electrical Characteristics and Recommended AC Timing**

 $V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14{\sim}1.30V; \ V_{DD1} = 1.70{\sim}1.95V$ 

Parameter	Symbol	min/	1066	Unit
. d.d.iiotoi	Cymbol	max		O.I.I.
			Clock Timing	
Max. Frequency		~	533	MHz
Average Clock Period	101(()	min	1.875	ns
Average Clock Fellou	tCK(avg)	max	100	ns
Average high pulse width	tCH(avg)	min	0.45	tCK(avg)
Average nign pulse widin	ton(avg)	max	0.55	tCK(avg)
A	(01 ()	min	0.45	tCK(avg)
Average low pulse width	tCL(avg)	max	0.55	tCK(avg)
Absolute Clock Period	tCK(abs)	min	tCK(avg)min + tJIT(per),min	ps
Absolute clock HIGH pulse width	tCH(abs),	min	0.43	tCK(avg)
(with allowed jitter)	allowed	max	0.57	tCK(avg)
Absolute clock LOW pulse width (with allowed jitter)	tCL(abs), allowed	min	0.43	tCK(avg)
		max	0.57	tCK(avg)
Parameter	Symbol	min/ max	1066	Unit
Clock Period Jitter	tJIT(per),	min	-90	ps
		111111		
(with allowed jitter)	allowed	max	90	ps
			90	ps ps
(with allowed jitter)  Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	allowed tJIT(cc), allowed	max		•
(with allowed jitter)  Maximum Clock Jitter between two consecutive clock cycles	allowed	max max	180 min((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) *	ps
(with allowed jitter)  Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)  Duty cycle Jitter (with allowed jitter)	allowed  tJIT(cc), allowed  tJIT(duty),	max max min	min((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) *  tCK(avg)  max((tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)) *	ps ps
(with allowed jitter)  Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)  Duty cycle Jitter	allowed  tJIT(cc), allowed  tJIT(duty), allowed	max max min	min((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) *  tCK(avg)  max((tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)) *  tCK(avg)	ps ps ps
(with allowed jitter)  Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)  Duty cycle Jitter (with allowed jitter)  Cumulative error across 2 cycles	allowed  tJIT(cc), allowed  tJIT(duty), allowed  tERR(2per), allowed	max max min max min	min((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) *  tCK(avg)  max((tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)) *  tCK(avg)  -132	ps ps ps
(with allowed jitter)  Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)  Duty cycle Jitter (with allowed jitter)	tJIT(cc), allowed  tJIT(duty), allowed  tERR(2per),	max max min max min max	min((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) *  tCK(avg)  max((tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)) *  tCK(avg)  -132	ps ps ps ps ps
(with allowed jitter)  Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)  Duty cycle Jitter (with allowed jitter)  Cumulative error across 2 cycles	tJIT(cc), allowed  tJIT(duty), allowed  tERR(2per), allowed  tERR(3per),	max min max min max min max	min((tCH(abs),min - tCH(avg),min), (tCL(abs),min - tCL(avg),min)) *  tCK(avg)  max((tCH(abs),max - tCH(avg),max), (tCL(abs),max - tCL(avg),max)) *  tCK(avg)  -132  132  -157	ps ps ps ps ps ps ps

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGB-NT6TI 128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



Parameter	Symbol	min/ max	1066	Unit
Cumulative error across 5 cycles	tERR(5per),	min	-188	ps
Cumulative error across 5 cycles	allowed	max	188	ps
Cumulative error across 6 cycles	tERR(6per),	min	-200	ps
Outhulative error across o cycles	allowed	max	200	ps
Cumulative error across 7 cycles	tERR(7per),	min	-209	ps
Cumulative entiti across 7 cycles	allowed	max	209	ps
Cumulativa arrar agraca 9 avalos	tERR(8per),	min	-217	ps
Cumulative error across 8 cycles	allowed	max	217	ps
Cumulative error across 9 cycles	tERR(9per), allowed	min	-224	ps
Cumulative error across 9 cycles		max	224	ps
Cumulative error across 10 cycles	tERR(10per),	min	-231	ps
Cumulative error across 10 cycles	allowed	max	231	ps
Cumulative error across 11 cycles	tERR(11per),	min	-237	ps
Cumulative error across 11 cycles	allowed	max	237	ps
Cumulative error person 12 avalas	tERR(12per),	min	-242	ps
Cumulative error across 12 cycles	allowed	max	242	ps
Cumulative error across n = 13,	tERR(nper),	min	tERR(nper), allowed, min = (1 + 0.68ln(n)) * tJIT(per), allowed, min	ps
14 49, 50 cycles	allowed	max	tERR(nper), allowed, max = (1 + 0.68ln(n)) * tJIT(per), allowed, max	ps



## **Electrical Characteristics and Recommended AC Timing**

 $V_{DD2}, V_{DDQ}, V_{DDCA} = 1.14{\sim}1.30V; \ V_{DD1} = 1.70{\sim}1.95V$ 

		min/	min	Speed Grade		
Symbol	Parameter	max	<sup>t</sup> CK	1066	Unit	
	ZQ calibration pa	arameter	s		•	
tZQINIT	Calibration initialization Time	min		1	us	
tZQCL	Long (Full) Calibration Time	min	6	360	ns	
tZQCS	Short Calibration Time	min	6	90	ns	
tZQRESET	Calibration Reset Time	min	3	50	ns	
	Read parameters					
100001	DQS output access time from CK, $\overline{\text{CK}}$	min		2500	ps	
tDQSCK	DQS output access time from CK, CK	max		5500	ps	
tDQSCKDS	DQSCK Delta Short	max		330	ps	
tDQSCKDM	DQSCK Delta Medium	max		680	ps	
tDQSCKDL	DQSCK Delta Long	max		920	ps	
tDQSQ	DQS-DQ skew, DQS to last DQ valid, per group, per access	max		200	ps	
tQHS	Data Hold Skew Factor	max		230	ps	
tQSH	DQS output HIGH pulse width	min		tCH(abs) - 0.05	tck(avg)	
tQSL	DQS output LOW pulse width	min		tCL(abs) - 0.05	tck(avg)	
<b>t</b> QHP	Data half period	min		min(tQSH, tQSL)	tck(avg)	
<b>t</b> QH	DQ / DQS output hold time from DQS	min		tQHP - tQHS	ps	
Symbol	Parameter	min/	min	Speed Grade	l lmi4	
Symbol	Farameter	max	<sup>t</sup> CK	1066	Unit	
	Read param	eters				
tRPRE	READ Preamble	min		0.9	tck(avg)	
tRPST	READ Postamble	min		tCL(abs) - 0.05	tck(avg)	
tLZ(DQS)	DQS Low-Z from CK	min		tDQSCK <sub>min</sub> – 300	ps	
tLZ(DQ)	DQ Low-Z from CK	min		tDQSCK(MIN) - (1.4 × tQHS(MAX))	ps	
tHZ(DQS)	DQS High-Z from CK	max		tDQSCK <sub>max</sub> – 100	ps	
tHZ(DQ)	DQ High-Z from CK	max		tDQSCK(MAX) + (1.4 × tDQSQ(MAX))	ps	

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGB-NT6TI 128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



	Parameter		min	Speed Grade	
Symbol			<sup>t</sup> CK	1066	Unit
	Write parame	eters			
tDH	DQ and DM input hold time (V <sub>REF</sub> based)	min		210	ps
tDS	DQ and DM input setup time (V <sub>REF</sub> based)	min		210	ps
tDIPW	DQ and DM input pulse width	min		0.35	tck(avg)
40000	Write command to 1 <sup>st</sup> DQS latching transition	min		0.75	tck(avg)
tDQSS	write command to 1 DQS latering transition	max		1.25	tck(avg)
tDQSH	DQS input high-level width	min		0.4	tck(avg)
tDQSL	DQS input low-level width	min		0.4	tck(avg)
tDSS	DQS falling edge to CK setup time	min		0.2	tck(avg)
tDSH	DQS falling edge hold time from CK	min		0.2	tck(avg)
tWPST	Write postamble	min		0.4	tck(avg)
<b>t</b> WPRE	Write preamble	min		0.35	tck(avg)
Cumbal	Peremeter	min/	min	Speed Grade	l lmit
Symbol	Parameter	max	<sup>t</sup> CK	1066	Unit
	CKE input para	meters			
tCKE	CKE min. pulse width (high and low)	min	3	3	tck(avg)
tISCKE	CKE input setup time	min		0.25	tck(avg)
tIHCKE	CKE input hold time	min		0.25	tck(avg)
	Command / Address In	put para	meters		
tlH	Address and Control input hold time	min		220	ps
tIS	Address and Control input setup time	min		220	ps
tIPW	Address and Control input pulse width	min		0.4	tck(avg)
	Mode register pa	rameter	s		
tMRR	MODE Register Read command period	min	2	2	tck(avg)
tMRW	MODE Register Write command period	min	5	5	tck(avg)
	SDRAM core par	ameters	5		
RL	Read Latency	min	3	8	tcĸ(avg)
WL	Write Latency	min	1	4	tck(avg)
tCKESR	CKE minimum pulse width during SELF REFRESH	min	3	15	ns
LOILLOIL	(low pulse width during SELF REFRESH)		J	10	110
tXSR	Exit SELF REFRESH to first valid command (min)	min	2	tRFC <sub>AB</sub> +10	ns

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGB-NT6TI 128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA




		min/	min	Speed Grade	
Symbol	Parameter	max	<sup>t</sup> CK	1066	Unit
	SDRAM core pa	rameters	5		
tXP	Exit power-down mode to first valid command	min	2	7.5	ns
tDPD	Minimum Deep Power-Down time	min	-	500	us
tFAW	Four-Bank Activate Window	min	8	50	ns
tWTR	Internal WRITE to READ command delay	min	2	7.5	ns
tRC	ACTIVE to ACTIVE command period	min		tRAS + tRPAB (with all-bank Precharge) tRAS + tRPPB (with per-bank Precharge)	ns
tCCD	CAS-to-CAS delay	min	2	2	tck(avg)
tRTP	Internal READ to PRECHARGE command delay	min	2	7.5	ns
tRCD	RAS-to-CAS delay	min	3	18	ns
tRAS	Row Active Time	min	3	42	ns
IKAS	Row Active Time	max - 70		70	us
tWR	Write recovery time	min	3	15	ns
<b>t</b> RPpb	PRECHARGE command period (single bank)	min	3	18	ns
<b>t</b> RPab	PRECHARGE command period (all banks – 8bank)	min	3	21	ns
tRRD	ACTIVE bank-a to ACTIVE bank-b command	min	2	10	ns
Symbol	Parameter	min/	min	Speed Grade	Unit
	- urumotor	max	<sup>t</sup> CK	1066	Ot
	Boot parameters (10)	MHz ~ 55	MHz)		
<b>t</b> CKb	Clock cycle time	min		18	ns
tord	Clock cycle time	max		100	ns
tISCKEb	CKE input setup time	min		2.5	ns
tIHCKEb	CKE input hold time	min		2.5	ns
tISb	Input setup time	min		1150	ps
tlHb	Input hold time	min		1150	ps
<b>t</b> DQSCKb	Access window of DQS from CK, CK	min		2.0	ns
เมนอบหม	Access Million of Das Holli CV, CV	max		10.0	ns
<b>t</b> DQSQb	DQS-DQ skew	max		1.2	ns
<b>t</b> QHSb	Data hold skew factor	max		1.2	ns



#### Notes for Electrical Characteristics and Recommended AC Timing

- 1. Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.
- 2. All AC timings assume an input slew rate of 1 V/ns.
- 3. READ, WRITE, and input setup and hold values are referenced to VREF.
- 4. tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. tDQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is < 10°C/s. Values do not include clock jitter.</p>
- tDQSCKdm is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 1.6μs rolling window. tDQSCKdm is not tested and is guaranteed by design. Temperature drift in the system is < 10 °C/s. Values do not include clock jitter.
- 6. tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 32ms rolling window. tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is < 10 °C/s. Values do not include clock jitter.</p>
- 7. For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (VTT). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Figure shows a method to calculate the point when device is no longer driving tHZ (DQS) and tHZ (DQ), or begins driving tLZ (DQS), tLZ (DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.



Data Out measurement reference points

The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS,  $\overline{DQS}$ .

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA

## **Preliminary**



### Notes for Electrical Characteristics and Recommended AC Timing

- 8. Measured from the point when DQS, DQS begins driving the signal to the point when DQS, DQS begins driving the first rising strobe edge.
- 9. Measured from the last falling strobe edge of DQS, DQS to the point when DQS, DQS finishes driving the signal.
- 10. CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK, CK crossing.
- 11. CKE input hold time is measured from CK, CK crossing to CKE reaching a HIGH/LOW voltage level.
- 12. Input set-up/hold time for signal (CA[9:0],  $\overline{\text{CS}}$ ).
- 13. To ensure device operation before the device is configured, a number of AC boot-timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example, tCK during boot is tCKb).
- 14. The LPDDR device will set some mode register default values upon receiving a RESET command as specified in "Mode Register Definition".
- 15. The output skew parameters are measured with default output impedance settings using the reference load.
- 16. The minimum tCK column applies only when tCK is greater than 6ns.

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA





## CA and CS Setup, Hold, and Derating

The For all input signals (CA and CS), the total required setup time (tIS) and hold time (tIH) is calculated by adding the data sheet tIS (base) and tIH (base) values to the ΔtIS and ΔtIH derating values, respectively. Example: tIS (total setup time) = tIS(base) + ΔtIS.

Setup (tIS) typical slew rate for a rising signal is defined as the slew rate between the last crossing of V<sub>REF(DC)</sub> and the first crossing of VIH(AC)min. The setup (tIS) typical slew rate for a falling signal is defined as the slew rate between the last crossing of V<sub>REF(DC)</sub> and the first crossing of VIL(AC)max. If the actual signal is always earlier than the typical slew rate line between the shaded VREF(DC)-to-(AC) region, use the typical slew rate for the derating value. If the actual signal is later than the typical slew rate line anywhere between the shaded VREF(DC)-to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value.

The hold (tIH) typical slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)max and the first crossing of VREF(DC). The hold (tIH) typical slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)min and the first crossing of VREF(DC). If the actual signal is always later than the typical slew rate line between the shaded DC-to-VREF(DC) region, use the typical slew rate for the derating value. If the actual signal is earlier than the typical slew rate line anywhere between the shaded DC-to-VREF(DC) region, the slew rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for the derating value.

For a valid transition, the input signal must remain above or below VIH/VIL(AC) for a specified time, Tvac. For slow slew rates the total setup time could be a negative value (that is, a valid input signal will not have reached VIH/VIL(AC) at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach VIH/VIL(AC).

For slew rates between the values listed, the derating values are obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

#### CA and CS Setup and Hold Base Values

Danamatan	Data Rate	Defenses
Parameter	1066	Reference
tIS (base)	0	VIH/VIL(AC) = VREF(DC) ± 220 mV
tIH (base)	90	$VIH/VIL(DC) = VREF(DC) \pm 130 \text{ mV}$

Notes: AC/DC referenced for 1 V/ns CA and  $\overline{\text{CS}}$  slew rate and 2 V/ns differential CK,  $\overline{\text{CK}}$  slew rate.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb:NT6TL128M32BA, NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## CA and $\overline{\text{CS}}$ Setup, Hold, and Derating (Continued)

Derating Values for AC/DC-based tIS/tIH (AC220, DC130)

Derating value	erating values for AC/DC-based tis/tin (AC220, DC 130)																
	AC220 DC130 Threshold																
					Ck	(, CK I	Differe	ential	Slew	Rate							
		4.0 \	V/ns	3.0 \	//ns	2.0 \	V/ns	1.8	V/ns	1.6 \	V/ns	1.4 \	V/ns	1.2 '	V/ns	1.0 ՝	V/ns
		∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH
	2	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1	0	0	0	0	0	0	16	16	32	32						
CA, <del>CS</del>	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
Slew rate	0.8					-8	-13	8	3	24	19	40	35	56	55		
V/ns	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Notes: Cell contents shaded in light yellow are defined as "not supported."

## Required time tVAC above VIH(ac) {below VIL(ac)} for valid transition

Class Bata (Mas)	tVAC @ 2	20mV [ps]
Slew Rate (V/ns)	Min	Max
>2.0	175	-
2.0	170	-
1.5	167	-
1.0	163	-
0.9	162	-
0.8	161	-
0.7	159	-
0.6	155	-
0.5	150	-
<0.5	150	-



## CA and CS Setup, Hold, and Derating (Continued)




Illustration of nominal slew rate and tVAC for setup time tis for CA and  $\overline{\text{CS}}$  with respect to clock



## **CA and** <del>CS</del> **Setup Hold, and Derating (Continued)**





Illustration of nominal slew rate for hold time till for CA and  $\overline{\text{CS}}$  with respect to clock



## **CA and** <del>CS</del> **Setup Hold, and Derating (Continued)**




Tangent Line: tIS for CA and  $\overline{\text{CS}}$  Relative to Clock





## **CA and** <del>CS</del> **Setup Hold, and Derating (Continued)**



Tangent Line: tlH for CA and CS Relative to Clock

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## Data Setup, Hold, and Slew Rate Derating

For all input signals (DQ, DM) calculate the total required setup time (tDS) and hold time (tDH) by adding the data sheet tDS(base) and tDH(base) values to the  $\Delta$ tDS and  $\Delta$ tDH derating values, respectively. Example: tDS = tDS(base) +  $\Delta$ tDS.

The typical tDS slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC)min. The typical tDS slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC)max.

If the actual signal is consistently earlier than the typical slew rate, the area shaded gray between the VREF(DC) region and the AC region, use the typical slew rate for the derating value. If the actual signal is later than the typical slew rate line anywhere between the shaded VREF(DC) region and the AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value.

The typical tDH slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)max and the first crossing of VREF(DC). The typical tDH slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)min and the first crossing of VREF(DC).

If the actual signal is consistently later than the typical slew rate line between the shaded DC-level-to-VREF(DC) region, use the typical slew rate for the derating value. If the actual signal is earlier than the typical slew rate line anywhere between shaded DC-to-VREF(DC) region, the slew rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for the derating value.

For a valid transition, the input signal must remain above or below VIH/VIL(AC) for the specified time, Tvac. The total setup time for slow slew rates could be negative (that is, a valid input signal may not have reached VIH/VIL(AC) at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach VIH/VIL(AC).

For slew rates between the values listed in derating Tables, the derating values can be obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

#### **Data Setup and Hold Base Values**

	Data Rate	
Parameter	1066	Reference
tDS (base)	-10	VIH/VIL(AC) = VREF(DC) ± 220 mV
tDH (base)	80	VIH/VIL(DC) = VREF(DC) ± 130 mV

Notes: AC/DC referenced for 1 V/ns DQ, DM slew rate, and 2 V/ns differential DQS,  $\overline{DQS}$  slew rate.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb:NT6TL128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



Derating Values for AC/DC-based tDS/tDH (AC220, DC130)


	AC220 DC130 Threshold																
					DC	S, D	QS Di	ffere	ntial S	Slew F	Rate						
		4.0 '	V/ns	3.0 \	V/ns	2.0	V/ns	1.8 '	V/ns	1.6 \	V/ns	1.4 ՝	V/ns	1.2 '	V/ns	1.0	V/ns
		∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tIH	∆tIS	∆tIH	∆tIS	∆tlH	∆tIS	∆tlH	∆tIS	∆tlH
	2	110	65	110	65	110	65										
	1.5	74	43	73	43	73	43	89	59								
	1	0	0	0	0	0	0	16	16	32	32						
DQ,DM	0.9			-3	-5	-3	-5	13	11	29	27	45	43				
Slew rate	0.8					-8	-13	8	3	24	19	40	35	56	55		
V/ns	0.7							2	-6	18	10	34	26	50	46	66	78
	0.6									10	-3	26	13	42	33	58	65
	0.5											4	-4	20	16	36	48
	0.4													-7	2	17	34

Notes: Cell contents shaded in light purple are defined as "not supported."

## Required time tVAC above VIH(ac) {below VIL(ac)} for valid transition


Clay Data (VInc.)	tVAC @ 2	20mV [ps]
Slew Rate (V/ns)	Min	Max
>2.0	175	-
2.0	170	_
1.5	167	_
1.0	163	-
0.9	162	_
0.8	161	_
0.7	159	_
0.6	155	-
0.5	150	_
<0.5	150	_






Typical Slew Rate and tVAC: tDS for DQ Relative to Strobe






Typical Slew Rate: tDH for DQ Relative to Strobe





Tangent Line: tDS for DQ with Respect to Strobe





Tangent Line: tDH for DQ with Respect to Strobe

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## **Basic Functionality**

LPDDR2-S4 uses the double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

To achieve high-speed operation, our LPDDR2-S4 SDRAM uses the double data rate architecture and adopt 4n-prefetch interface designed to transfer two data per clock cycle at the I/O pins. A single read or write access for the LPDDR2-S4 effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half-clock-cycle data transfer at the I/O pins. Read and write accesses to the LPDDR2-S4 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

For LPDDR2-S4 devices, accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Active command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access. As with standard DDR SDRAMs, the pipelined, multibank architecture of the LPDDR2-S4 SDRAMs supports concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power saving power-down mode. Deep power-down mode is offered to achieve maximum power reduction by eliminating the power of the memory array. Data will not be retained after device enters deep power-down mode. Two self refresh features, temperature-compensated self refresh (TCSR) and partial array self refresh (PASR), offer additional power saving. TCSR is controlled by the automatic on-chip temperature sensor. The PASR can be customized using the extended mode register settings. The two features may be combined to achieve even greater power saving. The DLL that is typically used on standard DDR devices is not necessary on the LPDDR2-S4 SDRAM. It has been omitted to save power.

Prior to normal operation, the LPDDR2-S4 SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## Power-Up, Initialization, and Power-Off

LPDDR2 devices must be powered up and initialized in a predefined manner. Power-up and initialization by means other than those specified will result in undefined operation.

#### Voltage Ramp and Device Initialization

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory and applies to devices.

## 1) Voltage Ramp:

While applying power (after Ta), CKE must be held LOW ( $\leq$  0.2 × VDDCA), and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW. Following the completion of the voltage ramp (Tb), CKE must be maintained LOW. DQ, DM, DQS and  $\overline{DQS}$  voltage levels must be between VSS and VDDQ during voltage ramp to avoid latch up. CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CA input levels must be between VSS and VDDCA during voltage ramp to avoid latch-up. Voltage ramp power supply requirements are provided bellow.

#### **Voltage Ramp Conditions**

After	Applicable Conditions
	VDD1 must be greater than VDD2 (200 mV)
Ta is reached	VDD1 and VDD2 must be greater than VDDCA (200 mV)
ra is reached	VDD1 and VDD2 must be greater than VDDQ (200 mV)
	VREF must always be less than all other supply voltages

#### Notes:

- 1. Ta is the point when any power supply first reaches 300 mV.
- 2. Noted conditions apply between Ta and power-down (controlled or uncontrolled).
- 3. Tb is the point at which all supply and reference voltages are within their defined operating ranges. Reference voltages shall be within their respective min/max operating conditions a minimum of 5 clocks before CKE goes high.
- 4. Power ramp duration tINITO (Tb Ta) must not exceed 20ms.
- 5. For supply and reference voltage operating conditions, see DC power table.
- 6. The voltage difference between any of VSS pins must not exceed 100 mV.

Beginning at Tb, CKE must remain LOW for at least tINIT1 = 100 ns, after which CKE can be asserted HIGH. The clock must be stable at least tINIT2 =  $5 \times tCK$  prior to the first CKE LOW-to-HIGH transition (Tc). CKE,  $\overline{CS}$ , and CA inputs must observe setup and hold requirements (tIS, tIH) with respect to the first rising clock edge (as well as to subsequent falling and rising edges).

If any MRRs are issued, the clock period must be within the range defined for tCKb (18ns to 100ns). MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least tINIT3 = 200µs (Td).

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### 2) RESET Command:

After tINIT3 is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least tINIT4=1us while keeping CKE asserted and issuing NOP commands.

#### 3) MRRs and Device Auto Initialization (DAI) Polling:

After tINIT4 is satisfied (Te), only MRR commands and power-down entry/exit commands are supported. After Te, CKE can go LOW in alignment with power-down entry and exit specifications. Use the MRR command to poll the DAI bit and report when device auto initialization is complete; otherwise, the controller must wait a minimum of tINIT5, or until the DAI bit is set before proceeding. As the memory output buffers are not properly configured by Te, some AC parameters must have relaxed timings before the system is appropriately configured. After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (Tf). DAI status can be determined by issuing the MRR command to MR0. The device sets the DAI bit no later than tINIT5 after the RESET command. The controller must wait at least tINIT5 or until the DAI bit is set before proceeding.

#### 4) ZQ Calibration:


After tINIT5 (Tf), the MRW initialization calibration (ZQ\_CAL) command can be issued to the memory (MR10). For LPDDR2 devices that do not support ZQ calibration, this command will be ignored. This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one LPDDR2 device exists on the same bus, the controller must not overlap MRW ZQ\_CAL commands. The device is ready for normal operation after tZQinit.

#### 5) Normal Operation:

After tZQinit (Tg), MRW commands must be used to properly configure the memory (for example the output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency can be changed using the procedure described in "Input Clock Frequency Changes and Clock Stop Events".



## **Power Ramp and Initialization Sequence**



#### Notes:

- 1. High-Z on the CA bus indicates valid NOP.
- 2. For tINIT values, see bellow.

## **Initialization Timing Parameters**

Symbol	Parameter	Value           min         max           -         20           100         -           5         -           200         -           1         -           -         10           1         -		Unit
		min	max	
tINIT0	Maximum Power Ramp Time	-	20	ms
<sup>t</sup> INIT1	Minimum CKE low time after completion of power ramp	100	-	ns
<sup>t</sup> INIT2	Minimum stable clock before first CKE high	5	-	<sup>t</sup> CK
tINIT3	Minimum idle time after first CKE assertion	200	-	us
<sup>t</sup> INIT4	Minimum idle time after Reset command,	1		110
	this time will be about 2 x <sup>t</sup> RFCab + <sup>t</sup> RPab	1	-	us
<sup>t</sup> INIT5	Maximum duration of Device Auto-Initialization	-	10	us
<sup>t</sup> ZQINIT	ZQ Initial Calibration	1	-	us
<sup>t</sup> CKb	Clock cycle time during boot	18	100	ns

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### Initialization after RESET (without voltage ramp):

If the RESET command is issued before or after the power-up initialization sequence, the re-initialization procedure must begin at Td.

## **Power-Off Sequence**

Use the following sequence to power off the device. Unless specified otherwise, this procedure is mandatory and applies to devices. While powering off, CKE must be held LOW (≤ 0.2 × VDDCA); all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, DQS, and  $\overline{DQS}$  voltage levels must be between VSS and VDDQ during the power-off sequence to avoid latch-up. CK,  $\overline{CK}$ ,  $\overline{CS}$ , and CA input levels must be between VSSand VDDCA during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value.

Tz is the point where all power supplies are below 300 mV. After Tz, the device is powered off.

#### **Power Supply Conditions**

Between	Applicable Conditions
Tx and Tz	VDD1 must be greater than VDD2—200 mV
Tx and Tz	VDD1 must be greater than VDDCA—200 mV
Tx and Tz	VDD1 must be greater than VDDQ—200 mV
Tx and Tz	VREF must always be less than all other supply voltages
Notes:	

1. The voltage difference between any of VSS pins must not exceed 100 mV.

## **Uncontrolled Power-Off Sequence**

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300 mV), the device must power off. The time between Tx and Tz must not exceed 2s. During this period, the relative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower than 0.5 V/µs between Tx and Tz. An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

#### **Power-Off Timing**

Symbol	Parameter	Min	Max	Unit
tPOFF	Maximum power-off ramp time	-	2	s

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb:NT6TI 128M32BA NT6TI 256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## **Mode Register Definition**

LPDDR2 devices contain a set of mode registers used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

## **Mode Register Assignment and Definition**

Table below shows the mode registers for LPDDR2 SDRAM. Each register is denoted as "R", if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. Mode Register Read Command shall be used to read a register. Mode Register Write Command shall be used to write a register.

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

**Preliminary** 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## **Mode Register Assignment**

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00н	Device Info	R			(RF	J)			DI	DAI
1	01 <sub>H</sub>	Device Feature1	W	nWR (for AP) WC BT						BL	
2	02 <sub>H</sub>	Device Feature2	W		(RF	U)			RL	& WL	
3	03н	I/O Config-1	W		(RF	U)			I	os	
4	04н	Refresh Rate	R	TUF		(RF	U)		Re	fresh F	Rate
5	05 <sub>H</sub>	Basic Config-1	R			N	lanufac	turer I	D		
6	06н	Basic Config-2	R				Revisi	on ID1			
7	07н	Basic Config-3	R				Revisi	on ID2			
8	08 <sub>H</sub>	Basic Config-4	R	I/O w	ridth		Dens	sity		Ту	ре
9	09н	Test Mode	W			Sp	ecific T	est Mo	de		
10	<b>0A</b> <sub>H</sub>	IO Calibration	W			C	alibrati	on Cod	le		
11~15	0B <sub>H</sub> ∼0F <sub>H</sub>	(Reserved)		(RFU)							
16	10 <sub>H</sub>	PASR_BANK	W		В	ank Ma	sk (4-B	ank or	8-Ban	k)	
17	11 <sub>H</sub>	PASR_Seg	W				Segmer	nt Masl	•		
18-19	12 <sub>H</sub> -13 <sub>H</sub>	(Reserved)					(RF	U)			
20-31	18 <sub>H</sub> -1F <sub>H</sub>	Reserved for NVM									
32	20 <sub>H</sub>	DQ calibration pattern A	R		See "D	ata Ca	libration	Patter	n Desc	ription"	
33-39	21 <sub>H</sub> -27 <sub>H</sub>	(Do Not Use)									
40	28 <sub>H</sub>	DQ calibration pattern B	R		See "D	ata Ca	libration	Patter	n Desc	ription"	
41-47	29 <sub>H</sub> -2F <sub>H</sub>	(Do Not Use)					(DN	U)			
48-62	30н-3Ен	(Reserved)					(RF	U)			
63	3F <sub>H</sub>	Reset	W				>	(			
64-126	40 <sub>H</sub> -7E <sub>H</sub>	(Reserved)					(RF	U)			
127	7F <sub>H</sub>	(Do Not Use)					(DN	U)			
128-190	80 <sub>н</sub> -ВЕ <sub>н</sub>	(Reserved)					(RF	U)			
191	BF <sub>H</sub>	(Do Not Use)					(DN	U)			
192-254	C0 <sub>H</sub> -FE <sub>H</sub>	(Reserved)					(RF	U)			
255	FF <sub>H</sub>	(Do Not Use)					(DN	U)			

#### Notes:

<sup>1.</sup> RFU bits shall be set to "0" during Mode Register writes. RFU bits shall be read as "0" during Mode Register reads. All Mode Registers that are specified as RFU shall not be written. Writes to read-only registers shall have no impact on the functionality of the device.

<sup>2.</sup> All Mode Registers from that are specified as RFU or write-only shall return undefined data when read and DQS shall be toggled.

## **Preliminary**

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### MR0\_Device Information (MA<7:0> = $00_H$ )

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
0	00н	Device Info	R	(RFU)						DI	DAI

OP1	DI (Device Information)	Read-only	0 <sub>B</sub> : S2 or S4 SDRAM 1 <sub>B</sub> : Do Not Use
OP0	DAI (Device Auto-Initialization	Read-only	0 <sub>B</sub> : DAI complete
OPU	Status)	Reau-only	1 <sub>B</sub> : DAI still in progress

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA

## **Preliminary**



### MR1\_Device Feature 1 (MA<7:0> = $01_H$ )

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
1	01н	Device Feature1	W	nWR (for AP)		wc	вт		BL		

OP<2:0>	BL (Burst Length)	Write-only	010 <sub>B</sub> : BL4 (default) 011 <sub>B</sub> : BL8 100 <sub>B</sub> : BL16 All others: reserved
OP3	BT*1 (Burst Type)	Write-only	$0_B$ : Sequential (default) $1_B$ : Interleaved
OP4	WC (Wrap)	Write-only	0 <sub>B</sub> : Wrap (default)  1 <sub>B</sub> : No wrap (allowed for SDRAM BL4 only)
OP<7:5>	nWR (for AP)	Write-only	001 <sub>B</sub> : nWR=3 (default) 010 <sub>B</sub> : nWR =4 011 <sub>B</sub> : nWR =5 100 <sub>B</sub> : nWR =6 101 <sub>B</sub> : nWR =7 110 <sub>B</sub> : nWR =8 All others: reserved

- 1. BL16, interleaved is not an official combination to be supported.
- 2. Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(<sup>t</sup>WR/<sup>t</sup>CK).

## **Preliminary**

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### Burst Sequence by BL, BT, WC and column address

										Burs	st Cyc	le Nu	ımbe	r and	Burs	t Add	ress	Sequ	ence												
C3	C2	C1	C0	WC	ВТ	BL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16									
										BL4	ı																				
Х	Х	0 <sub>B</sub>	0 <sub>B</sub>				0	1	2	3																					
Х	Х	1 <sub>B</sub>	0 <sub>B</sub>	wrap	any	4	2	3	0	1																					
Х	Х	Х	0в	nw	any		у	y+1	y+2	y+3																					
	BL8																														
х	0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				0	1	2	3	4	5	6	7																	
х	0в	1 <sub>B</sub>	0в		000		2	3	4	5	6	7	0	1																	
х	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>		seq		4	5	6	7	0	1	2	3																	
х	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				6	7	0	1	2	3	4	5																	
х	0в	0в	0в	wrap		8	0	1	2	3	4	5	6	7																	
х	0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>		ins		2	3	0	1	6	7	4	5																	
х	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>		Int	Int	Int	int	int	Int	Int	int	int	int		4	5	6	7	0	1	2	3								
х	1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>				6	7	4	5	2	3	0	1																	
Х	Х	Х	0 <sub>B</sub>	nw	any								illeç	gal (no	t allov	ved)															
-										Burs	st Cyc	le Nu	ımbe	r and	Burs	t Add	ress	Sequ	ence												
C3	C2	C1	C0	WC	ВТ	BL	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16									
										BL1	6																				
0 <sub>B</sub>	O <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F									
0 <sub>B</sub>	O <sub>B</sub>	1 <sub>B</sub>	O <sub>B</sub>				2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1									
0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>				4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3									
O <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	O <sub>B</sub>				6	7	8	9	Α	В	С	D	Ε	F	0	1	2	3	4	5									
1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	O <sub>B</sub>	wrap	seq	40	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7									
1 <sub>B</sub>	0в	1 <sub>B</sub>	0в			wiap	16	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7	8	9								
1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>			С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В										
1 <sub>B</sub>	1 <sub>B</sub>	1 <sub>B</sub>	0в			Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D										
Х	х	х	0в		int		illegal (not allowed)																								
Х	х	Х	O <sub>B</sub>	nw	any								illeg	gal (no	t allov	ved)															

- 1. C0 input is not present on CA bus. It is implied zero.
- 2. For BL=4, the burst address represents C1~C0.
- 3. For BL=8, the burst address represents C2~C0.
- 4. For BL=16, the burst address represents C3 $^{\sim}$ C0.
- 5. For no-wrap, BL4, the burst must not cross the page boundary or the sub-page boundary. The variable *y* can start at any address with C0 equal to 0, but must not start at any address shown bellow.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gh-NT6TL128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### **Non-Wrap Restrictions**

Width	64 <b>M</b> b	128Mb/256Mb	512Mb/1Gb/2Gb	4Gb/8Gb
		Cannot cross full page bo	undary	
X16	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001	7FE, 7FF, 000, 001
X32	7E, 7F, 00, 01	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001
		Cannot cross sub-page bo	oundary	
X16	7E, 7F, 80, 81	0FE, 0FF, 100, 101	1FE, 1FF, 200, 201	3FE, 3FF, 400, 401
X32	none	none	none	none

Notes: Non-wrap BL= 4 data orders shown are prohibited.

## **Preliminary**

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### MR2\_Device Feature 2 (MA<7:0> = $02_H$ )

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
2	02 <sub>H</sub>	Device Feature2	W	(RFU)					RL 8	& WL	

			0001 <sub>B</sub> : RL3 / WL1 (default)
			0010 <sub>B</sub> : RL4 / WL2
	RL & WL		0011 <sub>B</sub> : RL5 / WL2
OP<3:0>	(Read Latency &	Write-only	0100 <sub>B</sub> : RL6 / WL3
	Write Latency)		0101 <sub>B</sub> : RL7 / WL4
			0110 <sub>B</sub> : RL8 / WL4
			All others: reserved

## **Preliminary**

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### MR3\_I/O Configuration 1 (MA<7:0> = $03_H$ )

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
3	03н	I/O Config-1	W	(RFU)					D	s	

OP<3:0> DS (Drive Strength)	Write-only	0000 <sub>B</sub> : reserved  0001 <sub>B</sub> : 34.3 ohm typical  0010 <sub>B</sub> : 40.0 ohm typical (default)  0011 <sub>B</sub> : 48.0 ohm typical  0100 <sub>B</sub> : 60.0 ohm typical  0101 <sub>B</sub> : reserved  0110 <sub>B</sub> : 80.0 ohm typical  0111 <sub>B</sub> : 120.0 ohm typical
-----------------------------	------------	---

**Preliminary** 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### $MR4_Device Temperature (MA<7:0> = 04_H)$

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
4	04н	Refresh Rate	R	TUF	(RFU)				Re	fresh R	ate

OP<2:0>	Refresh Rate	Read-only	000 <sub>B</sub> : SDRAM Low temperature operating limit exceeded 001 <sub>B</sub> : 4x tREFI, 4x tREFIpb, 4x tREFW 010 <sub>B</sub> : 2x tREFI, 2x tREFIpb, 2x tREFW 011 <sub>B</sub> : 1x tREFI, 1x tREFIpb, 1x tREFW (<=85C) 100 <sub>B</sub> : RFU 101 <sub>B</sub> : 0.25x tREFI, 0.25x tREFIpb, 0.25x tREFW, do not de-rate SDRAM AC timing 110 <sub>B</sub> : 0.25x tREFI, 0.25x tREFIpb, 0.25x tREFW, de-rate SDRAM AC timing				
			, , , , , , , , , , , , , , , , , , ,				
	THE						
OP7	TUF	Read-only	0 <sub>B</sub> : OP<2:0> value has not changed since last read of MR4.				
UP/	(Temperature Update Flag)	read only	1 <sub>B</sub> : OP<2:0> value has changed since last read of MR4.				

- 1. A Mode Register Read from MR4 will reset OP7 to "0".
- 2. OP7 is reset to "0" at power-up.
- 3. If OP2 equals "1", the device temperature is greater than 85C.
- 4. OP7 is set to "1", if OP2~OP0 has changed at any time since the last read of MR4.
- 5. LPDDR2 might not operate properly when  $OP<2:0> = 000_B$  or  $111_B$ .
- 6. For specified operating temperature range and maximum operating temperature.
- 7. LPDDR2 devices must be derated by adding 1.875ns to the following core timing parameters: tRCD, tRC, tRAS, tRP and tRRD.
  The tDQSCK parameter must be derated. Prevailing clock frequency specifications and related setup and hold timings remain unchanged.
- 8. The recommended frequency for reading MR4 is provided in "Temperature Sensor".

**Preliminary** 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### MR5\_Basic Configuration-1 (MA<7:0> = $05_H$ )

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
5	05н	Basic Config-1	R				Manufa	cturer IE	)		

OP<7:0>	Manufacturer ID	Read-only	0000 0000 <sub>B</sub> : Reserved 0000 0001 <sub>B</sub> : Samsung 0000 0010 <sub>B</sub> : Qimonda 0000 0011 <sub>B</sub> : Elpida 0000 0100 <sub>B</sub> : Etron 0000 0101 <sub>B</sub> : Nanya 0000 0111 <sub>B</sub> : Mosel 0000 1000 <sub>B</sub> : Winbond 0000 1001 <sub>B</sub> : ESMT 0000 1011 <sub>B</sub> : Reserved 0000 1011 <sub>B</sub> : Spansion 0000 1110 <sub>B</sub> : SST 0000 1110 <sub>B</sub> : JMOS 0000 11110 <sub>B</sub> : Intel 1111 1111 <sub>B</sub> : Micron All Others : Reserved
---------	-----------------	-----------	--

## **Preliminary**

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### MR6\_Basic Configuration-2 (MA<7:0> = $06_H$ )

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
6	06н	Basic Config-2	R				Revisi	ion ID1			

OP<7:0>	Revision ID1	Read-only	Reserved <sup>1</sup>

Notes:

1. Please contact with NTC for details

### MR7\_Basic Configuration-3 (MA<7:0> = $07_H$ )

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
7	07 <sub>H</sub>	Basic Config-3	R				Revis	ion ID2			

OP<7:0>	Revision ID2	Read-only	Reserved <sup>1</sup>
Notes:			

1. Please contact with NTC for details

## **Preliminary**

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### MR8\_Basic Configuration-4 (MA<7:0> = 08H)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
8	08н	Basic Config-4	R	I/O w	idth		Den	sity		Ту	pe

OP<1:0>	Туре	Read-only	00 <sub>B</sub> : S4 SDRAM 01 <sub>B</sub> : S2 SDRAM 10 <sub>B</sub> : N NVM 11 <sub>B</sub> : Reserved
OP<5:2>	Density	Read-only	0000 <sub>B</sub> : 64Mb  0001 <sub>B</sub> : 128Mb  0010 <sub>B</sub> : 256Mb  0011 <sub>B</sub> : 512Mb  0100 <sub>B</sub> : 1Gb  0101 <sub>B</sub> : 2Gb  0110 <sub>B</sub> : 4Gb  0111 <sub>B</sub> : 8Gb  1000 <sub>B</sub> : 16Gb  1001 <sub>B</sub> : 32Gb  All others: reserved
OP<7:6>	OP<7:6> <b>I/O</b> width	Read-only	00 <sub>B</sub> : x32 01 <sub>B</sub> : x16 10 <sub>B</sub> : x8 11 <sub>B</sub> : not used

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb-NT6TL128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### MR9\_Test Mode (MA<7:0> = 09H)

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
9	09н	Test Mode	W			s	pecific <sup>*</sup>	Test Mo	de		

OP<7:0>	Specific Test Mode	Reserved <sup>1</sup>							
Notes:	Notes:								
Please contact with NTC for details									

## **Preliminary**

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### $MR10_Calibration (MA<7:0> = 0A_H)$

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
10	0А <sub>н</sub>	IO Calibration	W				Calibrat	ion Cod	е		

			0xFF: Calibration command after initialization
			0xAB: Long calibration
OP<7:0>	Calibration Code	Write-only	0x56: Short calibration
			0xC3: ZQ Reset
			others: Reserved

- 1. Host processor shall not write MR10 with "Reserved" values.
- 2. LPDDR2 devices shall ignore calibration command, when a "Reserved" values is written into MR10.
- 3. See AC timing table for the calibration latency.
- 4. If ZQ is connected to VSS through RZQ, either the ZQ calibration function (see "MRW ZQ Calibration Command") or default calibration (through the ZQ RESET command) is supported. If ZQ is connected to VDDCA, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device. Devices that do not support calibration ignore the ZQ calibration command.

**Preliminary** 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### $MR11:15_{Reserved}$ (MA<7:0> = 0B<sub>H</sub>- 0F<sub>H</sub>)

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
11~15	0B <sub>H</sub> ~0F <sub>H</sub>	(reserved)		(RFU)							

OP<7	> RFU	Reserved for Future Use
------	-------	-------------------------

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb-NT6TI 128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### $MR16\_PASR\_Bank Mask (MA<7:0> = 010_H)$

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
16	10 <sub>H</sub>	PASR_BANK	W	Bank Mask (4-Bank or 8-Bank)							

OP<7:0>	Bank Mask (4-Bank or 8-Bank)	Write-only	0 <sub>B</sub> : refresh enable to the bank (=unmasked, default) 1 <sub>B</sub> : refresh blocked (=masked)
			IB. Terresit blocked (=ittasked)

### For 4-bank S4 SDRAM, only OP<3:0> are used.

ОР	Bank Mask	4 Bank	8 Bank
0	XXXXXXX1	Bank 0	Bank 0
1	XXXXXX1X	Bank 1	Bank 1
2	XXXXX1XX	Bank 2	Bank 2
3	XXXX1XXX	Bank 3	Bank 3
4	XXX1XXXX	-	Bank 4
5	XX1XXXXX	-	Bank 5
6	X1XXXXXX	-	Bank 6
7	1XXXXXXX	-	Bank 7

**Preliminary** 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### MR17\_PASR\_Segment Mask (MA<7:0> = 011<sub>H</sub>)

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
17	11 <sub>H</sub>	PASR_Seg	W	Segment Mask							

OP~7:0~	OP<7:0> Segment Mask	Write-only	$\ensuremath{\text{O}_{B}}$ : refresh enable to the segment (=unmasked, default)
01 <7.02	oegment mask		1 <sub>B</sub> : refresh blocked (=masked)

This table indicates the range of row addresses in each masked segment. X is don't care for a particular segment.

C	ОР	Bank Mask	1Gb	2Gb, 4Gb	8Gb		
Segment	gilletit OP Balik Wask	R12:10	R13:11	R14:12			
0	0	XXXXXXX1	000 <sub>B</sub>				
1	1	XXXXXX1X	001 <sub>B</sub>				
2	2	XXXXX1XX	010 <sub>B</sub>				
3	3	XXXX1XXX	011 <sub>B</sub>				
4	4	XXX1XXXX		100 <sub>B</sub>			
5	5	XX1XXXXX		101 <sub>B</sub>			
6	6	X1XXXXXX	110 <sub>B</sub>				
7	7	1XXXXXXX	111 <sub>B</sub>				

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA

## **Preliminary**



### $MR18:19_{(Reserved)} (MA<7:0> = 012_{H}-013_{H})$

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
18-19	12 <sub>H</sub> -13 <sub>H</sub>	(Reserved)		(RFU)							

	Reserved for Future Use	RFU	OP<7:0>	
--	-------------------------	-----	---------	--

### $MR20:31_{Do Not Use}$ (MA<7:0> = 014H- 01FH)

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
20-31	18 <sub>н</sub> -1F <sub>н</sub>	Reserved for NVM									

OP<7:0>	Reserved for NVM	N/A
---------	------------------	-----

### MR32\_ DQ calibration pattern A (MA<7:0> = 020H)

### MR40\_ DQ calibration pattern B (MA<7:0> = 028H)

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
32	20 <sub>H</sub>	DQ calibration pattern A	R	See "Data Calibration Pattern Description"							
40	28 <sub>H</sub>	DQ calibration pattern B	R		See	"Data C	alibratio	n Patterr	n Descrip	tion"	

OP<7:0>	DQ calibration pattern A	See "Data Calibration Pattern Description"
OP<7:0>	DQ calibration pattern B	See "Data Calibration Pattern Description"

**Preliminary** 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### $MR63_Reset (MA<7:0> = 03F_H): MRW only$

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0
63	3FH	Reset	W		X						

		X					
OP<7:0>	Reset	(For additional information on MRW RESET, see "Mode Register Write Command" on					
		Timing Spec)					

### Do Not Use and Reserved functions

MR#	MA <7:0>	Function	Access	ОР7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0	
33-39	21 <sub>H</sub> -27 <sub>H</sub>	(Do Not Use)					(DI	NU)				
41-47	29H-2FH	(Do Not Use)					(DI	NU)				
48-62	30H-3EH	(Reserved)		(RFU)								
64-126	40H-7EH	(Reserved)		(RFU)								
127	7FH	(Do Not Use)		(DNU)								
128-190	80H-BEH	(Reserved)		(RFU)								
191	BFH	(Do Not Use)		(DNU)								
192-254	C0H-FEH	(Reserved)		(RFU)								
255	FFH	(Do Not Use)			(DNU)							

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb:NT6TL128M32BA, NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### LPDDR2-S4 SDRAM Truth Table

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR2 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGh: NT6TL128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### **Command Truth Table**

	SDR Co	ommano	d Pins	DDR CA pins (10)										
SDRAM	CKE													
command	CK (n-1)	CK (n)	CS	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CK EDGE
MRW	Н	Н	L	L MA6	L MA7	L OP0	L OP1	MA0 OP2	MA1 OP3	MA2 OP4	MA3 OP5	MA4 OP6	MA5 OP7	
MRR	Н	Н	L	L MA6	L MA7	L	Н	MA0	MA1	MA2	MA3	MA4	MA5	+
Refresh (per bank) <sup>10</sup>	Н	Н	L	L	L	Н	L	X						
Refresh (all bank)	Н	Н	L	L	L	Н	Н	X						+
Enter Self Refresh	Н	L	L	L	L	Н		X						+
Activate (bank)	Н	Н	L	L R0	H R1	R8 R2	R9 R3	R10 R4	R11	R12 R6	BA0 R7	BA1 R13	BA2 R14	+
Write (bank)	Н	Н	L	H AP <sup>3</sup>	L C3	L C4	RFU C5	RFU C6	C1	C2 C8	BA0	BA1	BA2 C11	
Read (bank)	Н	Н	L	H AP <sup>3</sup>	L C3	H C4	RFU C5	RFU C6	C1	C2 C8	BA0	BA1 C10	BA2 C11	
Precharge (bank)	Н	Н	L	Н	Н	L	Н	AB	Х	Х	BA0	BA1	BA2	
BST	Н	Н	L	Н	Н	L	L	X						
Enter Deep Power Down	Н	L	L	Н	Н	L		X						
NOP	Н	Н	L	Н	Н	Н		X						
Maintain PD, SREF, DPD (NOP)	L	L	L	Н	Н	Н		X						
NOP	Н	Н	Н					X	(					
Maintain PD, SREF, DPD (NOP)	L	L	Н		X X									
Enter Power Down	Н	L	Н		X X X									
Exit PD, SREF, DPD	L	Н	Н					×	(					

### **Preliminary**

### 4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



- 1. All LPDDR2 commands are defined by states of CS, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.
- 2. For LPDDR2 SDRAM, Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon.
- 3. AP "high" during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.
- 4. "X" means "H or L (but a defined logic level)".
- 5. Self refresh exit and Deep Power Down exit are asynchronous.
- 6.  $V_{REF}$  must be between 0 and  $V_{DDQ}$  during Self Refresh and Deep Down operation.
- 7. CAxr refers to command/address bit "X" on the rising edge of clock.
- 8. CAxf refers to command/address bit "X" on the rising edge of clock.
- 9.  $\overline{\text{CS}}$  and CKE are sampled at the rising edge of clock.
- 10. Per Bank Refresh is only allowed in devices with 8 banks.
- 11. The least-significant column address CO is not transmitted on the CA bus, and is implied to be zero.

**Preliminary** 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### **CKE Truth Table**

Device  Current State*3	CKE <sub>n-1</sub> *1	CKE <sub>n</sub> *1	ĊS*²	Command n <sup>*4</sup>	Operation n <sup>*4</sup>	Device Next State	Notes
Active	L	L	х	X	Maintain Active Power Down	Active Power Down	
Power Down	L	Н	Н	NOP	Exit Active Power Down	Active	6,9
ldle	L	L	х	x	Maintain Idle Power Down	Idle Power Down	
Power Down	L	Н	Н	NOP	Exit Idle Power Down	Idle	6,9
Resetting	L	L	х	х	Maintain Resetting Power Down	Resetting Power Down	
Power Down	L	Н	Н	NOP	Exit Resetting Power Down	Idle or Resetting	6,9,12
Deep	L	L	х	х	Maintain Deep Power Down	Deep Power Down	
Power Down	L	Н	Н	NOP	Exit Deep Power Down	Power On	8
Self Refresh	L	L	х	x	Maintain Self Refresh	Self Refresh	
Sell Reliesh	L	Н	Н	NOP	Exit Self Refresh	ldle	7,10
Bank(s) Active	Н	L	Н	NOP	Enter Active Power Down	Active Power Down	
	Н	L	Н	NOP	Enter Idle Power Down	Idle Power Down	
All Banks Idle	Н	L	L	Enter Self-Refresh	Enter Self Refresh	Self Refresh	
	Н	L	L	Enter Self-Refresh	Enter Deep Power Down	Deep Power Down	
Resetting	Н	L	Н	NOP	Enter Resetting Power Down	Resetting Power Down	
Other states	Н	Н		Refer to the Co	ommand Truth Table		

- 1. "CKE<sub>n</sub>" is the logic state of CKE at clock edge n; "CKE<sub>n-1</sub>" was the logic state of CKE at previous clock edge.
- 2. " $\overline{\text{CS}}$ " is the logic state of  $\overline{\text{CS}}$  at the clock rising edge n;
- 3. "Current state" is the state of the LPDDR2 device immediately prior to clock edge n.
- 4. "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".
- 5. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 6. Power Down exit time (<sup>t</sup>XP) should elapse before a command other than NOP is issued.
- 7. Self-Refresh exit time (<sup>t</sup>XSR) should elapse before a command other than NOP is issued.
- 8. The Deep Power-Down exit procedure must be followed as discussed in the DPD section of the Functional Description.
- 9. The clock must toggle at least once during the <sup>t</sup>XP period.
- 10. The clock must toggle at least once during the <sup>t</sup>XSR period.
- 11. "X" means "Don't care".
- 12. Upon exiting Resetting Power Down, the device will return to the idle state if <sup>t</sup>INIT5 has expired.

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb:NT6TL128M32BA, NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### Current State Bank n - Command to Bank n

Current State	Command	Operation	Next State	Notes
Any	NOP	Continue previous operation	Current State	
	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	Refresh (All Bank)	Begin to refresh	Refreshing (AllBank)	7
Idle	MRW	Load value from Mode Register	MR Writing	7
	MRR	Read value from Mode Register	Idle / MR Reading	
	Reset	Begin Device Auto-initialization	Resetting	7,8
	Precharge	Deactivate row in bank or banks	Precharging	9,15
	Read	Select column, and start read burst	Reading	
	Write	Select column, and start write burst	Writing	
Row Active	MRR	Read value from Mode Register	Active / MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start new read burst	Reading	10,11
Reading	Write	Select column, and start write burst	Writing	10,11,12
	BST	Read burst terminate	Active	13
	Write	Select column, and start new write burst	Writing	10,11
Writing	Read	Select column, and start read burst	Reading	10,11,14
	BST	Write burst terminate	Active	13
Power On	Reset	Begin Device Auto-initialization	Resetting	7,9
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

- 1. The table applies when both CKE<sub>n-1</sub> and CKE<sub>n</sub> are HIGH, and after <sup>t</sup>XSR or <sup>t</sup>XP has been met, if the previous state was Power Down.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current State definitions:

State	Definition
ldle	The bank or banks have been precharged, and tRP has been met.
Active	A row in the bank has been activated, and tRCD has been met. No data bursts or accesses and no register accesses are in progress.
Reading	A READ burst has been initiated with auto precharge disabled, and has not yet terminated or been terminated.
Writing	A WRITE burst has been initiated with auto precharge disabled, and has not yet terminated or been terminated.

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGB: NITETI 228M22BA NITETI 256M16BA Preliminary

### 4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



4. The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should been issued on any clock edge occurring during these states.

State	Starts with	Ends when	Notes
Refreshing (per bank)	Registration of a REFRESH (per bank) command	tRFCpb	After tRFCpb is met, the bank is in the idle state.
Refreshing (all banks)	Registration of a REFRESH (all bank) command	tRFCab	After tRFCab is met, the device is in the all-banks idle state.
Idle MR reading	Registration of the MRR command	tMRR	After tMRR is met, the device is in the all-banks idle state
Resetting MR reading	Registration of the MRR command	tMRR	After tMRR is met, the device is in the all-banks idle state.
Active MR reading	Registration of the MRR command	tMRR	After tMRR is met, the bank is in the active state.
MR writing	Registration of the MRW command	tMRW	After tMRW is met, the device is in the all-banks idle state.
Precharge all	Registration of a PRECHARGE	tRP	After tRP is met, the device is in the all-banks idle state.

5. The states listed below must not be interrupted by any executable command. NOP commands must be applied to each positive clock edge during these states.

State	Starts with	Ends when It's met	Notes
Precharging	Registration of a PRECHARGE command	tRP	After tRP is met, the bank is in the idle state.
Row Active	Registration of an ACTIVATE command	tRCD	After tRCD is met, the bank is in the active state.
READ with AP enable	Registration of a READ command with auto precharge enabled	tRP	After tRP is met, the bank is in the idle state.
WRITE with AP enable	Registration of a WRITE command with auto precharge enabled	tRP	After tRP is met, the bank is in the idle state.

- 6. Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8. Not bank-specific reset command is achieved through Mode Register Write command.
- 9. This command may or may not be bank specific. If all banks are being precharged, the must be in a valid state for precharging.
- 10. A command other than NOP should not be issued to the same bank while a READ or WRITE burst with auto precharge is enabled.
- 11. The new READ or WRITE command could be auto precharge enabled or auto precharge disabled.
- 12. A WRITE command can be issued after the completion of the READ burst; otherwise, a BST must be issued to end the READ prior to asserting a WRITE command.
- 13. Not bank-specific. The BST command affects the most recent READ/WRITE burst started by the most recent READ/WRITE command, regardless of bank.

## **Preliminary**

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



- 14. A READ command can be issued after completion of the WRITE burst; otherwise, a BST must be used to end the WRITE prior to asserting another READ command.
- 15. If a PRECHARGE command is issued to a bank in the idle state, tRP still applies.

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA

## **Preliminary**



### Current State Bank n - Command to Bank m

<b>Current State</b>	Command	Operation	Next State	Notes
of Bank n	for Bank m	Operation	for Bank m	Notes
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	18
	Activate	Select and activate row in Bank m	Active	7
	Read	Select column, and start read burst from Bank m	Reading	8
Row Activating,	Write	Select column, and start write burst to Bank m	Writing	8
Active, or	Precharge	Deactivate row in bank or banks	Precharging	9
Precharging	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	10,11,13
	BST	Read or Write burst terminate an ongoing Read/Write from/to Bank m	Active	18
	Read	Select column, and start read burst from Bank m	Reading	8
Reading	Write	Select column, and start write burst to Bank m	Writing	8,14
(AP disabled)	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8,16
Writing	Write	Select column, and start write burst to Bank m	Writing	8
(AP disabled)	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8,15
Reading with	Write	Select column, and start write burst to Bank m	Writing	8,14,15
Auto-Precharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
	Read	Select column, and start read burst from Bank m	Reading	8,15,16
Writing with	Write	Select column, and start write burst to Bank m	Writing	8,15
Auto-Precharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	9
Power On	Reset	Begin Device Auto-initialization	Resetting	12,17
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

- The table applies when both CKE<sub>n-1</sub> and CKE<sub>n</sub> are HIGH, and after <sup>t</sup>XSR or <sup>t</sup>XP has been met, if the previous state was Self Refresh or Power Down.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current State definitions:
  - 3.1) Idle: the bank has been precharged, and  $\ensuremath{\text{tRP}}$  has been met
  - 3.2) Active: a row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.

### 

### 4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



- 3.3) Reading: a Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 3.4) Writing: a Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4. Refresh, Self-Refresh, and Mode Register Write commands may only be issued when all bank are idle.
- A Burst Terminate (BST) command can not be issued to another bank; it applies to the bank represented by the current state only.
- 6. The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:
  - 6.1) Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, The bank will be in the Idle state.
  - 6.2) Resetting MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Resetting state.
  - 6.3) Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.
  - 6.4) MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.
- 7. tRRD must be met between the ACTIVATE command to bank n and any subsequent ACTIVATE command to bank m.
- 8. READs or WRITEs listed in the command column include READs and WRITEs with or without auto precharge enabled.
- 9. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10. MRR is supported in the row-activating state.
- 11. MRR is supported in the precharging state.
- 12. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 13. The next state for bank *m* depends on the current state of bank *m* (idle, row-activating, precharging, or active).
- 14. A WRITE command can be issued after the completion of the READ burst; otherwise a BST must be issued to end the READ prior to asserting a WRITE command.
- 15. A READ with auto precharge enabled or a WRITE with auto precharge enabled can be followed by any valid command to other banks with timing restriction.
- 16. A READ command can be issued after the completion of the WRITE burst; otherwise, a BST must be issued to end the WRITE prior to asserting another READ command.
- 17. RESET command is achieved through MODE REGISTER WRITE command.
- 18. BST is supported only if a READ or WRITE burst is ongoing.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb:NT6TL128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### **DM Operation Truth Table**

Function	DM	DQ	Notes
Write Enable	L	Valid	1
Write Inhibit	Н	х	1

<sup>1.</sup> Used to mask write data, provided coincident with the corresponding data.



### **COMMAND Definitions and Timing Diagrams**


### **ACTIVE**

The Active command is issued by holding  $\overline{\text{CS}}$  LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA0-BA2 are used to select the desired bank. The row addresses R0-R14 is used to determine which row in the selected bank. The Active command must be applied before any Read or Write operation can be executed. The LPDDR2 SDRAM can accept a read or write command at time <sup>t</sup>RCD after the active command is sent. Once a bank has been active, it must be precharged before another Active command can be applied to the same bank. The bank active and precharge times are defined as <sup>t</sup>RAS and <sup>t</sup>RP, respectively. The minimum time interval between two successive ACTIVE commands on the same bank is determined by the RAS cycle time of the device (<sup>t</sup>RC). The minimum time interval between two successive ACTIVE commands on different banks is defined by <sup>t</sup>RRD.

Certain restriction on operation of the 8 bank devices must be observed. One for restricting the number of sequential Active commands that can be issued and another for allowing more time for RAS precharge for a Precharge All command. The rules are as follows:

**8 bank device Sequential Bank Activation Restriction**: No more than 4 banks may be activated (or refreshed, in the case of REF<sub>pb</sub>) in a rolling <sup>t</sup>FAW window. Converting to clocks is done by diving <sup>t</sup>FAW [ns] by <sup>t</sup>CK[ns], and rounding up to the next integer value. A an example of the rolling window, if RU{(<sup>t</sup>FAW / <sup>t</sup>CK)} is 10 clocks, and an activate command is issued in clock N, no more than three further activate commands may be issued at or between clock N+1 and N+9. REF<sub>pb</sub> also counts as bank-activation for the purposes of <sup>t</sup>FAW.

**8 bank device Precharge All allowance**: <sup>t</sup>RP for a Precharge All command for an 8 Bank device shall equal to <sup>t</sup>RP<sub>ab</sub>, which is greater than <sup>t</sup>RP<sub>pb</sub>.



Activate command cycle: tRCD=3, tRP=3, Trrd=2


### Notes:

1. A Precharge-All command uses tRPab timing, while a Single Bank Precharge command uses tRPpb timing. In this figure, tRP is used to denote either an All-bank Precharge or a Single Bank Precharge.

**Preliminary** 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA






### Notes:

1. Exclusively for 8-bank devices. No more than 4 banks may be activated in a rolling tFAW window.




### **Command Input Signal Timing Definition**



NOTE1: Setup and hold conditions also apply to the CKE pin. See section related to power down for timing diagrams related to the CKE pin.

### **CKE Input Signal Timing Definition**



NOTE 1: After CKE is registered LOW, CKE signal level shall be maintained below VILCKE for tCKE specification (LOW pulse width).

NOTE 2: After CKE is registered HIGH, CKE signal level shall be maintained above VIHCKE for tCKE specification (HIGH pulse width).

## 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGBINITATI 128M22BA NITETI 256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### Read and Write access modes

After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting  $\overline{CS}$  LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a read operation (CA2 HIGH) or a write operation (CA2 LOW).

The LPDDR2 SDRAM provides a fast column access operation. A single Read or Write Command will initiate a burst read or write operation on successive clock cycles.


For LPDDR2-S4 devices, a new burst access must not interrupt the previous 4-bit burst operation, in case of BL=4 setting. In case of BL=8 and BL=16 settings, Reads may be interrupted by Reads, and Writes may be interrupted by Writes provided that this occurs on even clock cycles after the Read or Write command and that <sup>t</sup>CCD is met. The minimum CAS to CAS delay is defined by <sup>t</sup>CCD.

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA **Preliminary** 



### **Burst Read**

The Burst Read command is initiated by having  $\overline{CS}$  LOW, CA0 HIGH, CA1 LOW and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r-CA6r and CA1f-CA9f, determine the starting column address for the burst. The Read Latency (RL) is defined from the rising edge of the clock on which the Read Command is issued to the rising edge of the clock from which the <sup>1</sup>DQSCK delay is measured. The first valid datum is available RL \* <sup>1</sup>CK + <sup>1</sup>DQSCK + <sup>1</sup>DQSQ after the rising edge of the clock where the Read Command is issued. The data strobe output is driven LOW <sup>1</sup>RPRE before the first rising valid strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin edge aligned with the data strobe. The RL is programmed in the mode registers. Timings for the data strobe are measured relative to the crosspoint of DQS and its complement,  $\overline{DQS}$ .




Data output (Read) timing (tDQSCKmax)


- 1. tDQSCK can span multiple clock periods.
- 2. An effective Burst Length of 4 is shown.




### **Burst Read (Continued)**



Data output (Read) timing (tDQSCKmin), BL=4



Burst Read: RL=5, BL=4, tDQSCK > tCK





Burst Read: RL=3, BL=8, tDQSCK < tCK

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### **Burst Read (Continued)**





tDQSCKdl timing: tDQSCKdl = |tDQSCKn - tDQSCKm| within any 32ms rolling window


### Notes:


 $1. \quad tDQSCKDLmax \ is \ defined \ as \ the \ maximum \ of \ ABS(tDQSCKn-tDQSCKm) \ for \ any \ \{\ tDQSCKn-tDQSCKm\} \ pair \ within \ any \ 32ms \ rolling \ window.$ 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### **Burst Read (Continued)**





tDQSCKdm timing: tDQSCKdm= |tDQSCKn - tDQSCKm| within any 1.6us rolling window


### Notes:

1.tDQSCKDMmax is defined as the maximum of ABS(tDQSCKn – tDQSCKm) for any { tDQSCKn – tDQSCKm} pair within any 1.6us rolling window.

## **Preliminary**



### **Burst Read (Continued)**




tDQSCKds timing: tDQSCKDS = |tDQSCKn - tDQSCKm| within a consecutive burst within any 160ns rolling window

### Notes

1. tDQSCKDSmax is defined as the maximum of ABS(tDQSCKn – tDQSCKm) for any { tDQSCKn – tDQSCKm} pair for reads within a consecutive burst within any 160ns rolling window.




#### **Burst Read (Continued)**



Burst Read followed by burst write: RL=3, WL=1, BL=4

The minimum time from the burst READ command to the burst WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE latency is RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1 – WL clock cycles. Note that if a READ burst is truncated with a burst TERMINATE (BST) command, the effective burst length of the truncated READ burst should be used as "BL" to calculate the minimum READ-to-WRITE delay.



Seamless Burst Read: RL=3, BL=4, Tccd=2

The seamless burst READ operation is supported by enabling a READ command at every other clock cycle for BL = 4 operation, every fourth clock cycle for BL = 8 operation, and every eighth clock cycle for BL = 16 operation. This operation is supported as long as the banks are activated, whether the accesses read the same or different banks.


4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA

# **Preliminary**



#### **Burst Read (Continued)**

For LPDDR2-S4 devices, burst read can be interrupted by another read on even clock cycles after the Read command, provided that <sup>t</sup>CCD is met. For LPDDR2-S2 devices, burst reads may be interrupted by other reads on any subsequent clock, provided that <sup>t</sup>CCD is met.



Read burst interrupt example: RL=3, BL=8, <sup>t</sup>CCD=2

- 1. Reads can only be interrupted by other reads or the BST command.
- 2. The effective burst length of the first read equals two times the number of clock cycles between the first read and the interrupting read.


**Preliminary** 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA




#### **Burst Write**

The burst WRITE command is initiated with  $\overline{CS}$  LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. Write latency (WL) is defined from the rising edge of the clock on which the WRITE command is issued to the rising edge of the clock from which the Tdqss delay is measured. The first valid data must be driven WL × tCK + Tdqss from the rising edge of the clock from which the WRITE command is issued. The data strobe signal (DQS) must be driven LOW Twpre prior to data input. The burst cycle data bits must be applied to the DQ pins Tds prior to the associated edge of the DQS and held valid until Tdh after that edge. Burst data is sampled on successive edges of the DQS until the 4-, 8-, or 16-bit burst length is completed. After a burst WRITE operation, tWR must be satisfied before a PRECHARGE command to the same bank can be issued.Pin input timings are measured relative to the cross point of DQS and its complement,  $\overline{DQS}$ .



#### Data input (Write) timing




Burst write: WL=1, BL=4

## **Preliminary**




### **Burst Write (Continued)**



Burst write followed by burst read: RL=3, WL=1, BL=4

#### Notes:

- 1. The minimum number of clock cycles from the burst write command to the burst read command for any bank is [WL + 1 + BL/2 + RU (tWTR / tCK)].
- 2. tWTR starts at the rising edge of the clock after the last valid input datum.
- 3. If a write burst is truncated with a Burst Terminate (BST) command, the effective burst length of the truncated write burst should be used as "BL" to calculate the minimum write to read delay.




#### Notes:

1. The seamless burst write operation is supported by enabling a write command every other clock for BL=4 operation, every four clocks for BL=8 operation, or every eight clocks for BL=16 operation. This operation is allowed regardless of same or different banks as long as the banks are activated.

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### **Burst Write (Continued)**



Write burst interrupt timing: WL=1, BL=8, Tccd=2


- 1. WRITEs can only be interrupted by other WRITEs or the BST command.
- 2. For LPDDR2-S4 devices, write burst interrupt function is only allowed on burst of 8 and burst of 16.
- 3. For LPDDR2-S4 devices, write burst interrupt may only occur on even clock cycles after the previous write commands, provided that Tccd(min) is met.
- 4. Write burst interruption is allowed to any bank inside DRAM.
- 5. Write burst with Auto-Precharge is not allowed to be interrupted.
- 6. The effective burst length of the first WRITE equals two times the number of clock cycles between the first WRITE and the interrupting WRITE.



#### **Burst Terminate [BST]**

The BST command is initiated with  $\overline{CS}$  LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 LOW at the rising edge of the clock. A BST command can only be issued to terminate an active READ or WRITE burst. Therefore, a BST command can only be issued up to and including BL/2 – 1 clock cycles after a READ or WRITE command. The effective burst length of a READ or WRITE command truncated by a BST command is as follows:

- Effective burst length = 2 × (number of clock cycles from the READ or WRITE command to the BST command).
- If a READ or WRITE burst is truncated with a BST command, to calculate the minimum READ-to-WRITE or WRITE-to-READ delay, the effective burst length of the truncated burst should be used as the value for BL.
- The BST command only affects the most recent READ or WRITE command. The BST command truncates an ongoing READ burst RL x tCK + tDQSCK + tDQSQ after the rising edge of the clock where the BST command is issued. The BST command truncates an on-going write burst WL x tCK + Tdqss after the rising edge of the clock where the BST command is issued.
- For LPDDR2-S4 devices, the 4-bit prefetch architecture enables BST command assertion on even clock cycles following a WRITE or READ command. The effective burst length of a READ or WRITE command truncated by a BST command is thus an integer multiple of 4.




Burst Write truncated by BST: WL=1, BL=16

- 1. The BST command truncates an ongoing write burst WL \* <sup>t</sup>CK + <sup>t</sup>DQSS after the rising edge of the clock where the Burst Terminate command is issued.
- 2. For LPDDR2-S4 devices, BST can only be issued an even number of clock cycles after the Write command.
- 3. Additional BST commands are not allowed after T4, and may not be issued until after the next Read or Write command.

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



### **Burst Terminate [BST] (Continued)**



Burst Read truncated by BST: RL=3, BL=16


- 1. The BST command truncates an ongoing read burst RL \* <sup>t</sup>CK + <sup>t</sup>DQSCK + <sup>t</sup>DQSQ after the rising edge of the clock where the Burst Terminate command is issued.
- 2. For LPDDR2-S4 devices, BST can only be issued an even number of clock cycles after the Read command.
- 3. Additional BST commands are not allowed after T4, and may not be issued until after the next Read or Write command.

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA




#### Write data Mask

One write data mask (DM) pin for each data byte (DQ) will be supported on LPDDR2 devices, consistent with the implementation on LPDDR SDRAMs. Each data mask (DM) may mask its respective data byte (DQ) for any given cycle of the burst. Data mask has identical timings on write operations as the data bits, though used as input only, is internally loaded identically to data bits to insure matched system timing.



#### **Data Mask Timing**



Write data mask: WL=2, BL=4, second DQ masked

Notes: For the data mask function, WL=2, BL=4 is shown; the second data bit is masked.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGB: NITETI 228M22BA NITETI 256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### **Precharge**

The Precharge command is used to precharge or close a bank that has been activated. The Precharge command is initiated by having  $\overline{\text{CS}}$  LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The Precharge Command can be used to precharge each bank independently or all banks simultaneously. For 4-bank devices, the AB flag, and the bank address bits, BA0 and BA1, are used to determine which bank(s) to precharge. For 8-bank devices, the AB flag, and the bank address bits, BA0, BA1, and BA2, are used to determine which bank(s) to precharge. The bank(s) will be available for a subsequent row access  ${}^{t}RP_{ab}$  after an All-Bank Precharge command is issued and  ${}^{t}RP_{pb}$  after a Single-Bank Precharge command is issued.

In order to ensure that 8-bank devices do not exceed the instantaneous current supplying capability of 4-bank devices, the Row Precharge time (<sup>t</sup>RP) for an All-Bank Precharge for 8-bank devices (<sup>t</sup>RP<sub>ab</sub>) will be longer than the Row Precharge time for a Single-Bank Precharge (<sup>t</sup>RP<sub>pb</sub>). For 4-bank devices, the Row Precharge time (<sup>t</sup>RP) for an All-Bank Precharge (<sup>t</sup>RP<sub>ab</sub>) is equal to the Row Precharge time for a Single-Bank Precharge (<sup>t</sup>RP<sub>pb</sub>).

AB (CA4r)	BA2 (CA9r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s) 4-bank device	Precharged Bank(s) 8-bank device
0	0	0	0	Bank 0 only	Bank 0 only
0	0	0	1	Bank 1 only	Bank 1 only
0	0	1	0	Bank 2 only	Bank 2 only
0	0	1	1	Bank 3 only	Bank 3 only
0	1	0	0	Bank 0 only	Bank 4 only
0	1	0	1	Bank 1 only	Bank 5 only
0	1	1	0	Bank 2 only	Bank 6 only
0	1	1	1	Bank 3 only	Bank 7 only
1	Don't care	Don't care	Don't care	All Banks	All Banks


Bank selection for Precharge by address bits




#### **Burst Read followed by precharge**

For the earliest possible precharge, the precharge command may be issued BL/2 clock cycles after a Read command. A new bank active (command) may be issued to the same bank after the Row Precharge time (<sup>t</sup>RP). A precharge command can not be issued until after <sup>t</sup>RAS is satisfied.

For LPDDR2-S4 devices, the minimum Read to Precharge spacing has also to satisfy a minimum analog time from the rising cloak edge that initiates the last 4-bit precharge of a Read command. This time is called <sup>t</sup>RTP (Read to Precharge). For LPDDR2-S4 devices, <sup>t</sup>RTP begins BL/2 – 2 clock cycles after the Read command. If the burst is truncated by a BST command, the effective "BL" shall be used to calculate when <sup>t</sup>RTP begins.



Burst Read followed by Precharge: RL=3, BL=8, RU(tRTP(min)/tCK)=2



Burst Read followed by Precharge: RL=3, BL=4, RU( 'RTP(min)/'CK) = 3

# **Preliminary**




#### **Burst Write followed by precharge**

For write cycles, a delay must be satisfied from the time of the last valid burst input data until the Precharge command may be issued. This delay is known as the write recovery time (<sup>1</sup>WR) referenced from the completion of the burst write to the Precharge command. No Precharge command to the same bank should be issued prior to the <sup>1</sup>WR delay.

LPDDR2-S2 devices write data to the array in prefetch pairs (prefetch = 2) and LPDDR2-S4 devices write data to the array in prefetch quadruples (prefetch = 4). The beginning of an internal write operation may only begin after a prefetch group has been completely. Therefore, the write recovery time (<sup>t</sup>WR) starts different boundaries for LPDDR2-S2 and LPDDR2-S4 devices.

For LPDDR2-S2 devices, minimum Write to Precharge command spacing to the same bank is WL + RU(BL/2) + 1 + RU(\frac{t}{WR}/t^{t}CK) clock cycles. For LPDDR2-S4 devices, minimum Write to Precharge command spacing to the same bank is WL + BL/2 + 1+ RU (\frac{t}{WR}/t^{t}CK) clock cycles. For an untruncated burst, BL is the value from the Mode Register. For a truncated burst, BL is the effective burst length.



Burst Write followed by Precharge: WL=1, BL=4

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA





#### **Auto Precharge**


Before a new row in an active bank can be opened, the active bank must be precharged using either the Precharge command or the auto-precharge function. When a Read or a Write command is given to the LPDDR2 SDRAM, the AP bit (CA0f) may be set to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If AP is LOW when the Read or Write command is issued, the normal Read or Write burst operation is executed and the bank remains active at the completion of the burst. If AP is HIGH when the Read or Write command is issued, then the auto-precharge function is engaged. This feature allows the precharge operation to be partially or completely hidden during burst read cycles (dependent upon Read or Write latency) thus improving system performance for random data access.

#### **Burst Read with Auto Precharge**

If AP (CA0f) is HIGH when a Read Command is issued, the Read with Auto-Precharge function is engaged. LPDDR2-S4 devices start an Auto-Precharge operation on the rising edge of the clock BL/2 or BL/2  $- 2 + RU({}^{t}RTP/{}^{t}CK)$  clock cycles later than the Read with AP command, whichever is greater.

A new bank Activate command may be issued to the same bank if both of the following two conditions are satisfied simultaneously:

- The RAS precharge time (<sup>t</sup>RP) has been satisfied from the clock at which the auto-precharge begins.
- The RAS cycle time (<sup>t</sup>RC) from the previous bank activation has been satisfied.



Burst Read with Auto-Precharge: RL=3, BL=4, RU(tRTP(min)/tCK)=2

## **Preliminary**




#### **Burst Write with Auto Precharge**

If AP (CA0f) is HIGH when a Write Command is issued, the Write with Auto-Precharge function is engaged. The LPDDR2 SDRAM starts an Auto-precharge operation on the rising edge which is tWR cycles after the completion of the burst write.

A new bank Activate command may be issued to the same bank if both of the following two conditions are satisfied:

- The RAS precharge time (tRP) has been satisfied from the clock at which the auto-precharge begins.
- The RAS cycle time (Trc) from the previous bank activation has been satisfied.



Burst Write with Auto-Precharge: WL=1, BL=4

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM 4Gb:NT6TI 128M32BA NT6TI 256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### LPDDR2-S4: Precharge & Auto Precharge clarification

From	To Command	Minimum Delay between "From Command" to	Unit	Notes
Command	10 Command	"To Command"	Oilit	Notes
Dood	Precharge (to same Bank as Read)	BL/2 + max(2, RU( <sup>t</sup> RTP/ <sup>t</sup> CK)) - 2	tCK	1
Read	Precharge All	BL/2 + max(2, RU( <sup>t</sup> RTP/ <sup>t</sup> CK)) - 2	tCK	1
BST	Precharge (to same Bank as Read)	1	tCK	1
(for Reads)	Precharge All	1	tCK	1
	Precharge (to same Bank as Read w/AP)	BL/2 + max(2, RU( <sup>t</sup> RTP/ <sup>t</sup> CK)) - 2	tCK	1,2
	Precharge All	BL/2 + max(2, RU( <sup>t</sup> RTP/ <sup>t</sup> CK)) - 2	tCK	1
	Activate (to same Bank as Read w/AP)	BL/2 + max(2, RU( <sup>t</sup> RTP/ <sup>t</sup> CK)) - 2 + RU( <sup>t</sup> RP <sub>pb</sub> / <sup>t</sup> CK)	tCK	1
Read w/AP	Write or Write w/AP (same bank)	illegal	tCK	3
	Write or Write w/AP (different bank)	RL + BL/2 + RU(¹DQSCKmax/¹CK) - WL + 1	tCK	3
	Read or Read w/AP (same bank)	illegal	tCK	3
	Read or Read w/AP (different bank)	BL/2	tCK	3
\\ \	Precharge (to same Bank as Write)	WL + BL/2 + RU( <sup>t</sup> WR/ <sup>t</sup> CK) + 1	tCK	1
Write	Precharge All	WL + BL/2 + RU( <sup>t</sup> WR/ <sup>t</sup> CK) + 1	tCK	1
BST	Precharge (to same Bank as Write)	WL + RU(\text{\text{WR/CK}}) + 1	tCK	1
(for Writes)	Precharge All	WL + RU( <sup>t</sup> WR/ <sup>t</sup> CK) + 1	tCK	1
	Precharge (to same Bank as Write w/AP)	WL + BL/2 + RU( <sup>t</sup> WR/ <sup>t</sup> CK) + 1	tCK	1
	Precharge All	WL + BL/2 + RU( <sup>t</sup> WR/ <sup>t</sup> CK) + 1	tCK	1
	Activate (to same Bank as Write w/AP)	$WL + BL/2 + RU({}^{t}WR/{}^{t}CK) + 1 + RU({}^{t}RP_{pb}/{}^{t}CK)$	tCK	1
Write w/AP	Write or Write w/AP (same bank)	illegal	tCK	3
	Write or Write w/AP (different bank)	BL/2	tCK	3
	Read or Read w/AP (same bank)	illegal	tCK	3
	Read or Read w/AP (different bank)	WL + BL/2 + RU(\WTR/CK) + 1	tCK	3
Desert	Precharge (to same Bank as Precharge)	1	tCK	1
Precharge	Precharge All	1	tCK	1
Precharge	Precharge	1	tCK	1
All	Precharge All	1	tCK	1

- 1. For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after <sup>1</sup>RP depending on the latest precharge command issued to that bank.
- 2. Any command issued during the minimum delay time as specified above table is illegal.
- 3. After Read with AP, seamless read operations to different banks are supported. After Write with AP, seamless write operations to different banks are supported. Read w/AP and Write a/AP may not be interrupted or truncated.

### 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### **Refresh Command**

The Refresh Command is initiated by having  $\overline{CS}$  LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of clock. Per Bank Refresh is initiated by having CA3 LOW at the rising edge of the clock and All Bank Refresh is initiated by having CA3 HIGH at the rising edge of clock. Per Bank Refresh is only allowed in devices with 8 banks.

A Per Bank Refresh Command, REFpb performs a refresh operation to the bank which is scheduled by the bank counter in the memory device. The bank sequence of Per Bank Refresh is fixed to be a sequential round-robin: "0-1-2-3-4-5-6-7-0-1-...". The bank count is synchronized between the controller and the SDRAM upon issuing a RESET command or at every exit from self refresh, by resetting bank count to zero. The bank addressing for the Per Bank Refresh count is the same as established in the single-bank Precharge command.

A bank must be idle before it can be refreshed. It is the responsibility of the controller to track the bank being refreshed by the Per Bank Refresh command. The REFpb command may not be issued to the memory until the following conditions are met:

- tRFCab has been satisfied after the prior REFab command.
- tRFCpb has been satisfied after the prior REFpb command.
- tRP has been satisfied after the prior Precharge command to that given bank.

tRRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than affected by the REFpb command. The target bank is inaccessible during the Per Bank Refresh cycle (tRFCpb), however other banks within the device are accessible and may be addressed during the Per Bank Refresh cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in active state or accessed by a read or a write command.

When the Per Bank Refresh cycle has completed, the affected bank will be in the idle state. As shown in the table, after issuing REFpb:

- tRFCpb must be satisfied before issuing a REFab command.
- tRFCpb must be satisfied before issuing an ACTIVE command to a same bank.
- tRRD must be satisfied before issuing an ACTIVE command to a different bank.
- tRFCpb must be satisfied before issuing another REFpb command.

An All Bank Refresh command, REFab performs a refresh operation to all banks. All banks have to be in idle state when REFab is issued (for instance, by Precharge All Bank command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. As shown in the table, the REFab command may not be issued to the memory until the following conditions have been met:

- tRFCab has been satisfied after the prior REFab command.
- tRFCpb has been satisfied after the prior REFpb command.
- tRP has been satisfied after the prior Precharge commands.

**Preliminary** 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



When the All Bank Refresh cycle has completed, all banks will be in the idle state. As shown in the table, after issuing RFFab:

- the tRFCab latency must be satisfied before issuing an ACTIVATE command.
- the tRFCab latency must be satisfied before issuing a REFab or REFpb command.

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA

# **Preliminary**



#### **Command Scheduling Separations related to Refresh**

Symbol	minimum delay from	to	Notes
		REF <sub>ab</sub>	
<sup>t</sup> RFC <sub>ab</sub>	REF <sub>ab</sub>	Activate cmd to any bank	
		$REF_pb$	
		REF <sub>ab</sub>	
${}^{\mathrm{t}}RFC_{pb}$	$REF_pb$	Activate cmd to same bank as REF <sub>pb</sub>	
		$REF_pb$	
	REF <sub>pb</sub>	Activate cmd to different bank than REF <sub>pb</sub>	
<sup>t</sup> RRD	A ativata	REF <sub>pb</sub> affecting an idle bank (different bank than Activate)	1
	Activate	Activate cmd to different bank than prior Activate	

#### Notes:

#### **Refresh Requirement**

(1) Minimum number of Refresh commands:

LPDDR2 requires a minimum number, R, of REFRESH (REFab) commands within any rolling refresh window (tREFW = 32 ms @ MR4[2:0] = 011 or TC  $\leq$  85°C).

Symbol	Parameter	4Gb (SDP)	8Gb (DDP)	Unit
	Number of banks	3		
<b>t</b> REFW	Refresh window: TCASE ≤ 85°C	3	ms	
<b>t</b> REFW	Refresh window: 85°C <tcase 105°c<="" td="" ≤=""><td>3</td><td>3</td><td>ms</td></tcase>	3	3	ms
R	Required number of REFRESH commands (MIN)	8192	8192	
<b>t</b> REFI	Average time between REFRESH commands	3.9	3.9	us
<b>t</b> REFlpb	(for reference only) TCASE ≤ 85°C	0.4875	0.4875	us
<b>t</b> REFI	Average time between REFRESH commands	0.975	0.975	us
<b>t</b> REFlpb	(for reference only) 85°C <tcase 105°c<="" td="" ≤=""><td>0.121875</td><td>0.121875</td><td>us</td></tcase>	0.121875	0.121875	us
<b>t</b> RFCab	Refresh cycle time	130	130	ns
<b>t</b> RFCpb	Per-bank REFRESH cycle time	60	60	ns
<b>t</b> REFBW	Burst REFRESH window = 4 × 8 × tRFCab	4.16	4.16	us

For devices supporting per-bank REFRESH, a REFab command can be replaced by a full cycle of eight REFpb commands.

<sup>1.</sup> A bank must be in the idle state before it is refreshed. Therefore, after Activate, REFab is not allowed and REFpb is allowed only if it affects a bank which is in the idle state.



#### **Refresh Requirement (Continued)**


#### (2) Burst Refresh limitation:

To limit maximum current consumption, a maximum of 8 REFab commands may be issued in any rolling tREFBW (tREFBW =  $4 \times 8 \times tRFCab$ ).. This condition does not apply if REFpb commands are used.

#### (3) Refresh Requirements and Self-Refresh:

If any time within a refresh window is spent in Self-Refresh Mode, the number of required Refresh commands in this particular window is reduced to:

 $R^* = R - RU\{tsrf/trefi\} = R - RU\{R * tsrf/trefw\};$  where RU stands for the round-up function.



LPDDR2 S4: Definition of Tsrf

NOTE: Above examples are several cases on how to Tsrf is calculated

- 1. (Example A): Time in self refresh mode is fully enclosed in the refresh window (tREFW)
- 2. (Example B): At self refresh entry.
- 3. (Example C): At self refresh exit.
- 4. (Example D): Several intervals in self refresh during one tREFW interval. In this example, Tsrf = Tsrf1 + Tsrf2.

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA





#### **Refresh Requirement (Continued)**

The LPDDR2 devices provide significant flexibility in scheduling REFRESH commands as long as the boundary conditions are met. In the most straightforward implementations, a REFRESH command should be scheduled every Trefi. In this case, self refresh can be entered at any time.

Users may choose to deviate from this regular refresh pattern, for example, to enable a period where no refreshes are required. In the extreme (e.g., LPDDR2-S4 1Gb), the user can choose to issue a refresh burst of 4096 REFRESH commands at the maximum supported rate (limited by tREFBW), followed by an extended period without issuing any REFRESH commands, until the refresh window is complete. The maximum supported time without REFRESH commands is calculated as follows: tREFW - (R/8)  $\times$  tREFBW = tREFW - R  $\times$  4  $\times$  tRFCab.

For example, a 1Gb LPDDR2-S4 device at TC ≤ 85°C can be operated without REFRESH commands up to 32ms – 4096 × 4 × 130ns ≈ 30 ms. Both the regular and the burst/pause patterns can satisfy refresh requirements if they are repeated in every 32ms window. It is critical to satisfy the refresh requirement in every rolling refresh window during refresh pattern transitions. The supported transition from a burst pattern to a regular distributed pattern. If this transition occurs immediately after the burst refresh phase, all rolling tREFW intervals will meet the minimum required number of refreshes.


A non-supported transition –In this example, the regular refresh pattern starts after the completion of the pause phase of the burst/pause refresh pattern. For several rolling tREFW intervals, the minimum number of REFRESH commands is not satisfied.

Understanding this pattern transition is extremely important, even when only one pattern is employed. In self refresh mode, a regular distributed-refresh pattern must be assumed. It is recommended entering self refresh mode immediately following the burst phase of a burst/pause refresh pattern; upon exiting self refresh, begin with the burst phase.

**Preliminary** 



#### **Refresh Requirement (Continued)**




Regular, Distributed REFRESH Pattern

- 1. Compared to repetitive burst REFRESH with subsequent REFRESH pause.
- 2. As an example, in a 1Gb LPDDR2-S4 device at TC  $\leq$  85°C, the distributed refresh pattern has one REFRESH command per 7.8 $\mu$ s; the burst refresh pattern has one refresh command per 0.52 $\mu$ s, followed by  $\approx$  30ms without any REFRESH command.

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### **Refresh Requirement (Continued)**



**Supported Transition from Repetitive Burst REFRESH** 


- 1. Shown with subsequent REFRESH pause to regular, distributed-refresh pattern.
- 2. As an example, in a 1Gb LPDDR2-S4 device at TC  $\leq$  85°C, the distributed refresh pattern has one REFRESH command per 7.8 $\mu$ s; the burst refresh pattern has one refresh command per 0.52 $\mu$ s, followed by  $\approx$  30ms without any REFRESH command.

**Preliminary** 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### **Refresh Requirement (Continued)**



Recommended Self Refresh Entry and Exit


#### Notes:

1. In conjunction with a burst/pause refresh pattern.


4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### **Refresh Requirement (Continued)**



**All Bank Refresh Operation** 



**Per-Bank Refresh Operation** 

- 1. In the beginning of this example, the REFpb bank is pointing to Bank 0.
- 2. Operations to other banks than the bank being refreshed are allowed during the tREFpb period.

### 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### **Self Refresh Operation**

The Self Refresh command can be used to retain data in the LPDDR2 SDRAM, even if the rest of the system is powered down. When in the Self Refresh mode, the LPDDR2 SDRAM retains data without external clocking. The LPDDR2 SDRAM device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having CKE LOW, CS LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. CKE must be HIGH during the previous clock cycle. A NOP command must be driven in the clock cycle following the power-down command. Once the command is registered, CKE must be held LOW to keep the device in Self Refresh mode.

LPDDR2-S4 devices can operate in Self Refresh in both the Standard or Extended Temperature Ranges. LPDDR2-S4 devices will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperature and higher at high temperature.

Once the LPDDR2 SDRAM has entered Self Refresh mode, all of the external signals except CKE, are "don't care". For proper self refresh operation, power supply pins (VDD1, VDD2, and VDDCA) must be at valid levels. VDDQ may be turned off during Self-Refresh. Prior to exiting Self-Refresh, VDDQ must be within specified limits. VrefQD and VrefCA may be at any level within minimum and maximum levels. However prior to exiting Self-Refresh, VrefDQ and VrefCA must be within specified limits. The SDRAM initiates a minimum of one all-bank refresh command internally within tCKESR period, once it enters Self Refresh mode. The clock is internally disabled during Self Refresh Operation to save power. The minimum time that the LPDDR2 SDRAM must remain in Self Refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock one clock after Self Refresh entry is registered; however, the clock must be restarted and stable before the device can exit Self Refresh operation.


The procedure for exiting Self Refresh requires a sequence of commands. First, the clock shall be stable and within specified limits for a minimum of 2 clock cycles prior to CKE going back HIGH. Once Self Refresh Exit is registered, a delay of at least tXSR must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain HIGH for the entire Self Refresh exit period tXSR for proper operation except for self refresh re-entry. NOP commands must be registered on each positive clock edge during the Self Refresh exit interval tXSR.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, it is required that at least one Refresh command (8 per-bank or 1 all-bank) is issued before entry into a subsequent Self Refresh.





### **Self Refresh Operation (Continued)**



#### **Self Refresh Operation**

- 1. Input clock frequency may be changed or stopped during self-refresh, provided that upon exiting self-refresh, a minimum of 2 clocks (Tinit2) of stable clock are provided and the clock frequency is between the minimum and maximum frequency for the particular speed grade.
- 2. Device must be in the "All banks idle" state prior to entering Self Refresh mode.
- 3. tXSR begins at the rising edge of the clock after CKE is driven HIGH.
- ${\bf 4. \ A\ valid\ command\ may\ be\ is sued\ only\ after\ tXSR\ is\ satisfied.\ NOPs\ shall\ be\ is sued\ during\ tXSR.}$

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA

# **Preliminary**



#### Partial Array Self-Refresh: Bank Masking

LPDDR2-S4 SDRAM has 4 or 8 banks. For LPDDR2-S4 devices, 64Mb to 512Mb LPDDR2 SDRAM has 4 banks, while 1Gb and higher density has 8. Each bank of LPDDR2 SDRAM can be independently configured whether a self refresh operation is taking place. One mode register unit of 8 bits accessible via MRW command is assigned to program the bank masking status of each bank up to 8 banks. For bank masking bit assignments, see Mode Register 16.

The mask bit to the bank controls a refresh operation of entire memory within the bank. If a bank is masked via MRW, a refresh operation to entire bank is not blocked and data retention by a bank is not guaranteed in self refresh mode. To enable a refresh operation to a bank, a coupled mask bit has to be programmed, "unmasked". When a bank mask bit is unmasked, the array space being refreshed within that bank is determinate by the programmed status of the segment mask bit.

#### Partial Array Self-Refresh: Segment Masking

Segment Programming segment mask bits is similar to programming bank mask bits. For densities 1Gb and higher, 8 segments are used for masking. Mode register 17 is used for programming segment mask bits up to 8 bits. For densities less than 1Gb, segment masking is not supported.

When the mask bit to an address range (represented as a segment) is programmed as "masked," a REFRESH operation to that segment is blocked. Conversely, when a segment mask bit to an address range is unmasked, refresh to that segment is enabled. A segment-masking scheme can be used in place of or in combination with a bank masking scheme in LPDDR2-S4 SDRAM. Each segment-mask bit setting is applied across all banks.

	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0		М						М
Segment 1	0		М						М
Segment 2	1	М	М	M	М	М	М	М	М
Segment 3	0		М						М
Segment 4	0		М						М
Segment 5	0		М						М
Segment 6	0		М						М
Segment 7	1	М	М	М	М	М	M	М	М

Example of Bank and Segment Masking use in LPDDR2-S4 devices

#### Notes:

1. This table illustrates an example of an 8-bank LPDDR2-S4 device, when a refresh operation to bank 1 and bank 7, as well as segment 2 and segment 7 are masked.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGB: NITETI 228M22BA NITETI 256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA




#### **Mode Register Read Command**

The Mode Register Read command is used to read configuration and status data from mode registers for LPDDR SDRAM. The Mode Register Read (MRR) command is initiated by having  $\overline{\text{CS}}$  LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by {CA1f-CA0f, CA9r-CA4r}. The mode register contents are available on the first data beat of DQ0-DQ7, RL \* tCK + tDQSCK + tDQSQ after the rising edge of the clock where the Mode Register Read Command is issued. Subsequent data beats contain valid, but undefined content, except in the case of the DQ Calibration function DQC, where subsequent data beats contain valid content as described in "DQ Calibration". All DQS shall be toggled for the duration of the Mode Register Read burst. The MRR command has a burst length of four. The Mode Register Read operation (consisting of the MRR command and the corresponding data traffic) shall not be interrupted. The MRR command period (tMRR) is 2 clock cycles. Mode Register Reads to reserved and write-only registers shall return valid, but undefined content on all data beats and DQS shall be toggled.

# **Preliminary**



#### **Mode Register Read Command (Continued)**



Mode Register Read timing example: RL=3, tMRR=2


#### Notes:

- 1. Mode Register Read has a burst length of four
- 2. Mode Register Read operation shall not be interrupted
- 3. MRRs to DQ calibration registers MR32 and MR40 are described in "DQ Calibration".
- 4. Only the NOP command is supported during tMRR.
- 5. Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration of the MRR burst.
- 6. Minimum Mode Register Read to write latency is RL+RU(tDQSCK,max/tCK)+4/2+1-WL clock cycles
- 7. Minimum Mode Register Read to Mode Register Write Latency is RL+RU(tDQSCK,max/tCK)+4/2+1 clock cycles

After a prior READ command, the MRR command must not be issued earlier than BL/2 clock cycles, or WL + 1 + BL/2 + RU(tWTR/tCK) clock cycles after a prior WRITE command, as READ bursts and WRITE bursts must not be truncated by MRR. Note that if a READ or WRITE burst is truncated with a BST command, the effective burst length of the truncated burst should be used for the value BL.




### **Mode Register Read Command (Continued)**



Read to MRR timing example: RL=3, tMRR=2

#### Notes:

- 1. The minimum number of clocks from the burst read command to the Mode Register Read command is BL/2.
- 2. Only the NOP command is supported during tMRR.



Burst Write Followed by MRR: RL=3, WL=1, BL=4

- 1. The minimum number of clock cycles from the burst write command to the Mode Register Read command is [WL + 1 + BL/2 + RU( tWTR/tCK)].
- $2. \ \ \, \text{Only the NOP command is supported during tMRR}.$

### 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### **Temperature Sensor**

LPDDR2 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the extended temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature can be used to determine if operating temperature requirements are being met.

Temperature sensor data may be read from MR4 using the Mode Register Read protocol.

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification that applies for the standard or extended temperature ranges. For example, TCASE could be above 85°C when MR4[2:0] equals 011B.

To assure proper operation using the temperature sensor, applications must accommodate the specifications shown in bellow.

#### **Temperature Sensor Definitions and Operating Considerations**

Parameter	Symbol	Edge	Value	Unit	Notes
System Temperature Gradient	TempGradient	Max	System Dependent	C/s	Maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2°C.
MR4 Read Interval	ReadInterval	Max	System Dependent	ms	Time period between MR4 READs from the system.
Temperature Sensor Interval	tTSI	Max	32	ms	Maximum delay between internal updates of MR4.
System Response Delay	SysRespDelay	Max	System Dependent	ms	Maximum response time from an MR4 READ to the system response.
Device Temperature Margin	TempMargin	Max	2	С	Margin above maximum temperature to support controller response.

These devices accommodate the 2 degree Celsius temperature margin between the point at which the device temperature enters the extended temperature range and point at which the controller re-configures the system accordingly. To determine the required MR4 polling frequency, the system must use the maximum TempGradient and the maximum response time of the system using the following equation:

TempGradient × (ReadInterval + 
$$^tTSI$$
 + SysRespDelay)  $\leq$  2° C


For example, if TempGradient is 10°C/s and the SysRespDelay is 1ms:

$$\frac{10^{\circ}C}{s} \times (ReadInterval + 16ms + 1ms) \le 2^{\circ}C$$

In this case, ReadInterval must not exceed 183ms



## **Temperature Sensor (Continued)**



**Temp Sensor Timing** 


# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGB: NITETI 228M22BA NITETI 256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### **DQ** Calibration

LPDDR2 devices feature a DQ calibration function that outputs one of two predefined system-timing calibration patterns. MRR to MR32 (pattern A) or MRR to MR40 (pattern B) will return the specified pattern on DQ0 and DQ8 for x16 devices and DQ0, DQ8, DQ16, and DQ24 for x32 devices. For x16 devices, DQ[7:1] and DQ[15:9] drive the same information as DQ0 during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] drive the same information as DQ0 during the MRR burst. MRR DQ calibration commands can occur only in the idle state.



DQ MR32 and MR40 DQ Calibration timing, example: RL=3, MRR=2

Notes: Only the NOP command is supported during tMRR. Mode Register Read has BL4 and shall not be interrupted

#### **Data Calibration Pattern Description**


Pattern	MR#	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3	Notes
Pattern A	MR32	1	0	1	0	Reads to MR32 return DQ calibration pattern A.
Pattern B	MR40	0	0	1	1	Reads to MR32 return DQ calibration pattern B.





#### Mode Register Write (MRW)

The MRW command is used to write configuration data to mode registers. The MRW command is initiated with  $\overline{\text{CS}}$  LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f-CA0f, CA9r-CA4r. The data to be written to the mode register is contained in CA9f-CA2f. The MRW command period is defined by tMRW. Mode register WRITEs to read-only registers have no impact on the functionality of the device.



Mode Register Write timing, example: RL=3, tMRW=5

#### Notes:

- 1. Only the NOP command is supported during tMRW.
- 2. At time Ty, the device is in the idle state.

The MRW can only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE-ALL command.

Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)

Current State	Command	Intermediate State	Next State
	MRR	Mode Register Reading (All Banks idle)	All Banks idle
All Banks idle	MRW	Mode Register Writing (All Banks idle)	All Banks idle
	MRW (Reset)	Restting (Device Auto-Init)	All Banks idle
	MRR	Mode Register Reading (Bank(s) idle)	Bank(s) Active
Bank(s) Active	MRW	Not Allowed	Not Allowed
	MRW (Reset)	Not Allowed	Not Allowed

#### Mode Register Write Reset (MRW Reset)

The MRW RESET command brings the device to the device auto-initialization (resetting) state in the power-on initialization sequence. The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values. Only the NOP command is supported during Tinit4. After MRW RESET, boot timings must be observed until the device initialization sequence is complete and the device is in the idle state. Array data is undefined after the MRW RESET command.

### 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### Mode Register Write ZQ Calibration command

The MRW command is used to initiate the ZQ calibration command. This command is used to calibrate the output driver impedance across process, temperature, and voltage. LPDDR2-S4 devices support ZQ calibration.

There are four ZQ calibration commands and related timings: tZQinit, tZQreset, tZQCL, and tZQCS. tZQinit is for initialization calibration; tZQreset is for resetting ZQ to the default output impedance; tZQCL is for long calibration(s); and tZQCS is for short calibration(s).

The initialization ZQ calibration (ZQINIT) must be performed for LPDDR2-S4. ZQINIT provides an output impedance accuracy of ±15 percent. After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of ±15 percent. A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system.

The ZQ reset command (ZQRESET) resets the output impedance calibration to a default accuracy of ±30% across process, voltage, and temperature. This command is used to ensure output impedance accuracy to ±30% when ZQCS and ZQCL commands are not used.

One ZQCS command can effectively correct at least 1.5% (ZQ correction) of output impedance errors within tZQCS for all speed bins, assuming the maximum sensitivities specified are met. The appropriate interval between ZQCS commands can be determined from using these tables and system-specific parameters.

LPDDR2 devices are subject to temperature drift rate (Tdriftrate) and voltage drift rate (Vdriftrate) in various applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:

$$\frac{ZQ_{correction}}{(T_{sens} \times T_{driftrate}) + (V_{sens} \times V_{driftrate})}$$

where Tsens = max(dRONdT) and Vsens = max(dRONdV), define the LPDDR2 temperature and voltage sensitivities.

For example, if Tsens = 0.75% / C, Vsens = 0.20% / mV, Tdriftrate = 1 C / sec and Vdriftrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:


$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$

For LPDDR2-S4 devices, a ZQ Calibration command may only be issued when the device is in Idle state with all banks precharged. No other activities can be performed on the LPDDR2 data bus during the calibration period (tZQinit, tZQCL, tZQCS). The quiet time on the LPDDR2 data bus helps to accurately calibrate RON. There is no required quiet time after the ZQ Reset command. If multiple devices share a single ZQ Resistor, only one device may be calibrating at any given time. After calibration is achieved, the LPDDR2 device shall disable the ZQ ball's current consumption path to reduce power.

In systems that share the ZQ resistor between devices, the controller must not allow overlap of tZQinit, tZQCS, or tZQCL between the devices. ZQ Reset overlap is allowed. If the ZQ resistor is absent from the system, ZQ shall be connected permanently to VDDCA. In this case, the LPDDR2 shall ignore ZQ calibration commands and the device will use the default calibration settings.



#### Mode Register Write ZQ Calibration command (Continued)



#### **ZQ** Calibration Initialization timing example

#### Notes:

- 1. Only the NOP command is supported during ZQ calibration.
- 2. CKE must be registered HIGH continuously during the calibration period.
- 3. All devices connected to the DQ bus should be High-Z during the calibration process.

#### **ZQ External Resistor Value, Tolerance and Capacitive Loading**

To use the ZQ Calibration function, a 240 Ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each LPDDR2 device or one resistor can be shared between multiple LPDDR2 devices if the ZQ calibration timings for each LPDDR2 device do not overlap. The total capacitive loading on the ZQ pin must be limited.

### 

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



#### **Power Down**

Power-down is entered synchronously when CKE is registered LOW and  $\overline{CS}$  is HIGH at the rising edge of clock. CKE must be registered HIGH in the previous clock cycle. A NOP command must be driven in the clock cycle following the power-down command. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations such as row activation, PRECHARGE, auto precharge, or REFRESH are in progress, but the power-down IDD specification will not be applied until such operations are complete. Power-down entry and exit are shown in below timing diagram.


If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down.

Entering power-down deactivates the input and output buffers, excluding CK,  $\overline{CK}$ , and CKE. In power-down mode, CKE must be held LOW; all other input signals are "Don't Care." CKE LOW must be maintained until tCKe is satisfied. VREFCA must be maintained at a valid level during power-down.

VDDQ can be turned off during power-down. If VDDQ is turned off, VREFDQ must also be turned off. Prior to exiting power-down, both VDDQ and VREFDQ must be within their respective minimum/maximum operating ranges.

No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in section "REFRESH Command".

The power-down state is excited when CKE is registered HIGH. The controller must drive  $\overline{CS}$  HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until tCKe is satisfied. A valid, executable command can be applied with power-down exit latency tXP after CKE goes HIGH.




Basic Power-Down entry and exit timing


Notes: Input clock frequency can be changed or the input clock stopped during power-down, provided that the clock frequency is between the minimum and maximum specified frequencies for the speed grade in use, and that prior to power-down exit, a minimum of 2 stable clocks complete.



# **Power Down (Continued)**



**CKE** intensive environment




REF to REF timing in CKE intensive environment


#### Notes:

1. The pattern shown above can repeat over a long period of time. With this pattern, LPDDR2 SDRAM guarantees all AC and DC timing & voltage specifications with temperature and voltage drift ensured.



# **Power Down (Continued)**







Read to Power-Down entry

- 1. CKE must be held HIGH until the end of the burst operation
- 2. CKE may be registered LOW RL + RU(tDQSCK(MAX)/tCK) + BL/2 + 1 clock cycles after the clock on which the Read command is registered.



# **Power Down (Continued)**






Read with Auto-precharge to Power-Down entry

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. CKE can be registered LOW at RL + RU(tDQSCK/tCK)+ BL/2 + 1 clock cycles after the clock on which the READ command is registered.
- 3. BL/2 with tRTP = 7.5ns and tRAS (MIN) is satisfied.
- 4. Start internal PRECHARGE.




# **Power Down (Continued)**





#### BL = 8



Write to Power-Down entry


#### Notes:

1. CKE can be registered LOW at WL + 1 + BL/2 + RU(tWR/tCK) clock cycles after the clock on which the WRITE command is registered




# **Power Down (Continued)**





#### BL = 8




Write with Auto-precharge to Power-Down entry

- 1. CKE may be registered LOW WL + 1 + BL/2 + RU(tWR/tCK) +1 clock cycles after the Write command is registered.
- 2. Start internal PRECHARGE.




# **Power Down (Continued)**



Refresh command to Power-Down entry

#### Notes:


1. CKE may go LOW tIHCKE after the clock on which the Refresh command is registered.



**Activate command to Power-Down entry** 

#### Notes:

1. CKE may go LOW tIHCKE after the clock on which the Activate command is registered.




Precharge command to Power-Down entry

#### Notes:

2. CKE may go LOW tIHCKE after the clock on which the Precharge command is registered.




# **Power Down (Continued)**



Mode Register Read to Power-Down entry

#### Notes:

1. CKE may be registered LOW RL + RU(tDQSCK/tCK)+ BL/2 + 1 clock cycles after the clock on which the Mode Register Read command is registered.



Mode Register Write to Power-Down entry

#### Notes:

1. CKE may be registered LOW tMRW after the clock on which the Mode Register Write command is registered.




# **Deep Power Down (DPD)**

Deep Power-Down is entered when CKE is registered LOW with  $\overline{\text{CS}}$  LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of clock. A NOP command must be driven in the clock cycle following the power-down command. CKE is not allowed to go LOW while mode register, read, or write operations are in progress. All banks must be in idle state with no activity on the data bus prior to entering the Deep Power Down mode. During Deep Power-Down, CKE must be held LOW.

In Deep Power-Down mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry may be disabled within the SDRAM. All power supplies must be within specified limits prior to exiting Deep Power-Down. VrefDQ and VrefCA may be at any level within minimum and maximum levels. However prior to exiting Deep Power-Down, Vref must be within specified limits.

The contents of the SDRAM may be lost upon entry into Deep Power-Down mode.

The Deep Power-Down state is exited when CKE is registered HIGH, while meeting Tiscke with a stable clock input. The SDRAM must be fully re-initialized as described in the Power up initialization Sequence. The SDRAM is ready for normal operation after the initialization sequence.



#### Deep Power-Down entry and exit timing diagram

- 1. Initialization sequence may start at any time after Tx + 1.
- 2. Tinit 3 and Tx + 1 and refer to timings in the initialization sequence.
- 3. The clock is stable and within specified limits for a minimum of 2 clock cycles prior to deep power down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA

# **Preliminary**



## Input clock stop and frequency change

LPDDR2 devices support input clock frequency change during CKE LOW under the following conditions:

- · tCK(abs)min is met for each clock cycle
- · Refresh requirement apply during clock frequency change
- During clock frequency change, only REFab or REFpb commands may be executing
- Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- Related timing conditions,tRCD and tRP, have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of 2 clock cycles after CKE goes LOW
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of two clock cycles prior to CKE going HIGH.
- After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL, etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

#### LPDDR2 devices support clock stop during CKE LOW under the following conditions:

- CK is held LOW and CK is held HIGH during clock stop
- · Refresh requirements are met
- Only REFab or REFpb commands can be in process
- · Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- · Related timing conditions, tRCD and tRP, have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of 2 clock cycles after CKE goes LOW
- · The clock satisfies tCH(abs) and tCL(abs) for a minimum of two clock cycles prior to CKE going HIGH.

#### LPDDR2 devices support input clock frequency change during CKE HIGH under the following conditions:

- · tCK(abs)min is met for each clock cycle
- · Refresh requirement apply during clock frequency change
- Any Activate, Read, Write, Precharge, Mode Register Write or Mode Register Read commands must have executed
  to completion including any associated data bursts prior to changing the frequency
- The related timing conditions (tRCD, tWR, tWRa, tRP,tMRW,tMRR etc) have been met prior to changing the frequency
- CS shall be held HIGH during clock frequency change
- · During clock frequency change, only REFab or REFpb commands may be executing
- The LPDDR2 device is ready for normal operation after the clock satisfies tCH(abs) and tCL(abs) for a minimum of 2tCK+tXP.
- After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL, etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGB: NITETI 128M22BA NITETI 256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



## Input clock stop and frequency change (Continued)

LPDDR2 devices support clock stop during CKE HIGH under the following conditions:

- CK is held LOW and CK is held HIGH during clock stop
- $\overline{\text{CS}}$  shall be held HIGH during clock stop
- · Refresh requirements are met
- · Only REFab or REFpb commands can be in process
- Any Activate, Read, Write, Precharge, Mode Register Write or Mode Register Read commands must have executed to completion including any associated data bursts prior to stopping the clock
- · The related timing conditions (tRCD, tWR, tWRa, tRP, tMRW, tMRR etc) have been met prior to stopping the clock
- The LPDDR2 device is ready for normal operation after the clock is restarted and satisfies tCH(abs) and tCL(abs) for a minimum of 2tCK+tXP.

## **No Operation Command**

The purpose of the No Operation command (NOP) is to prevent the LPDDR2 device from registering any unwanted command between operations. Only when the CKE level is constant for clock cycle N-1 and clock cycle N, a NOP command may be issued at clock cycle N. A NOP command has two possible encodings:

- 1.  $\overline{\text{CS}}$  HIGH at the clock rising edge N.
- 2. CS LOW and CA0, CA1, CA2 HIGH at the clock rising edge N.

The No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

# 4Gb(SDP)/8Gb(DDP) LPDDR2-S4B SDRAM AGh: NT6TL128M32BA. NT6TL256M16BA Preliminary

4Gb:NT6TL128M32BA, NT6TL256M16BA 8Gb:NT6TL256T32BA



# **Revision History**

Version	Page	Modified	Description	Released
1.0	-	-	Preliminary Release	12/2016



http://www.nanya.com/