pipe20-TSSOP(0.173,4.40mm wide)PLL frequency conflate device167MHz-Clock timing[Parameters, quotations, pictures, datasheet]-ICQQG

Select Clock timing

Home

Category

Clock timing

Total: 2

Store: ShenZhen/Hongkong

Description：IC 2:6PLL SYNTH/MULT/DIV 20TSSOP

Price：1+

￥6.32

Store: ShenZhen/Hongkong

Description：IC 3-PLL SYNTH/MULT/DIV 20-TSSOP

Price：1+

￥8.36

Brand

TI

ON

Microchip

ST

ADI

NXP

Cypress

Installation type

Surface mount

packing

pipe

series

Part status

On sale

Not applicable to new design

type

PLL frequency conflate device

Encapsulation/Housing

20-TSSOP(0.173,4.40mm wide)

Number of circuits

1

output

LVCMOS

PLL

With bypass

input

LVCMOS,crystal

Ratio - Input: Output

1：6

Differential Input: Output

Yes/No

Frequency - maximum

167MHz

Frequency divider/multiplier

Yes/Yes

Reset

Click the button below to copy the WeChat

Offer Table

Model

Num

Company

Email

We will reply to you through your email address as soon as we receive your offer